8 asic engineer jobs at 7 companies in San Jacinto, CA
2w
Save
Mark Applied
Hide
ASIC Verification Engineer
Irvine or San Jose
$101k-$162k/yr OnsiteFull Time
3+ YOEEngineering degree (Bachelors/Masters/PhD) with 3+ years verification experience (varies by degree), proficiency in HDL and verification, C/C++, scripting, strong communication and teamwork.
SystemVerilog UVM, SystemVerilog, Verilog, VHDL, C, C++, Python, PERL, TCL
4w
Save
Mark Applied
Hide
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Irvine, California, United States
$165k-$260k/yr OnsiteFull Time
5+ YOEBachelor's in electrical or computer engineering,5+ years design verification experience, proficiency with verification methodologies and scripting, strong problem-solving and OOP skills.
UVM, OVM, VMM, Python, RTL
1mo
Save
Mark Applied
Hide
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead (Remote)
San Jose or Research Triangle Park or Acton or Dallas or Tempe or Cary or Carlsbad or Colorado Springs
$184k-$264k/yr RemoteFull Time
3+ YOEBachelor's/MS/PhD in Electrical Engineering with 3+ to 8+ years SI/PI experience; expertise in high-speed design, SI/PI simulation, layout review, SPICE; mentoring and leadership experience.
Cadence Sigrity, Ansys HFSS, Keysight ADS, Cadence APD, Ansys EM, SPICE, Vector Network Analysis, IBIS
3w
Save
Mark Applied
Hide
Design Verification Senior Staff Engineer
Irvine or Santa Clara
$136k-$201k/yr OnsiteFull Time
5+ YOEBachelor's degree in EE/Computer Engineering, 5+ years ASIC/SoC verification experience, strong SystemVerilog/UVM and protocol knowledge, scripting (Python/Perl/Shell), debug and coverage skills.
System Verilog, UVM, Python, Perl, Shell, Palladium, Veloce
4w
Save
Mark Applied
Hide
Digital Design Principal Engineer/Manager
Irvine, California, United States
$190k-$225k/yr OnsiteFull Time
20+ YOE20+ years FPGA/SoC development with leadership experience; MS in Electrical Engineering; deep Verilog/SystemVerilog expertise; FPGA/ASIC implementation and packet processing experience; scripting in C/C++, Perl, Tcl, Python.
Verilog, SystemVerilog, AMD (Xilinx Vivado), C, C++, Perl, Tcl, Python, Claude Code, Copilot
1w
Save
Mark Applied
Hide
Principal DFT Engineer (Silicon Engineering)
Irvine or Austin or Palo Alto
$210k-$340k/yr OnsiteFull Time
10+ YOEBachelor's in EE/CE/CS,10+ years ASIC and DFT experience including scan insertion, ATPG, and post-silicon validation; strong RTL, debugging, and scripting skills.
Siemens Tessent, Perl, Python, Tcl, C+, Verilog, SystemVerilog, UPF, SDF, DRC, ATE
2w
Save
Mark Applied
Hide
Staff Systems Engineer
Carlsbad, California, United States
$134k-$175k/yr OnsiteFull Time
3+ YOEExperience validating ASICs for optical modules and data center applications, high-speed serial interfaces and re-timer design, signal integrity and DSP expertise, test automation, PCB/simulation (ADS, Cadence, Matlab), BS/MS/PhD with relevant years of experience.
ADS, Cadence, Matlab, PCIe, Ethernet, SerDes
4w
Save
Mark Applied
Hide
Software Architect
Carlsbad or Germantown
$165k-$307k/yr HybridFull Time
8+ YOEMinimum 8+ years related software experience (varies by degree), expertise in embedded and distributed systems, domain modeling, microservices, edge device development, object-oriented languages, Kubernetes and containerization.
C, C++, Python, Java, GoLang, Kubernetes, docker compose, FPGA, ASIC, GPUs