3mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Sr / Syracuse, NY
Liverpool or Syracuse
$101k-$178k/yr HybridFull Time
7+ YOEBachelor's degree and 7+ years' experience in FPGA/ASIC design, FPGA architecture (Xilinx/Altera/Microsemi), digital board design, DSP knowledge, prior technical leadership, and ability to obtain a Secret security clearance (US citizenship required).
Xilinx Vivado, Intel Quartus, Microsemi Libero, Mentor Questa, UVM, MATLAB, Nvidia CUDA, OpenCL, Simulink HDL Coder, Xilinx System Generator, Xilinx, Altera, Microsemi, AMD
1mo
Save
Mark Applied
Hide
THW Client Co-op
Pittsford or New York
$27-$38/hr OnsiteFull Time, Internship
Student in a Bachelor's program in Electrical or Computer Engineering; experience with ASIC/FPGA and System Verilog/Verilog/VHDL/Python preferred; strong verbal and technical writing skills; self-motivated team player.
System Verilog, UVM, Verilog, VHDL, Python, Linux, FPGA, ASIC, Wavelogic
1mo
Save
Mark Applied
Hide
FPGA/Firmware Engineers in NY, NJ & PA
Liverpool or Owego or Syracuse or Moorestown or King of Prussia
$101k-$201k/yr OnsiteFull Time
5+ YOEBachelor's in STEM, 5+ years engineering experience, FPGA/ASIC/firmware experience, U.S. citizenship and ability to obtain/maintain Secret clearance, experience with VHDL/Verilog, C/C++, Python, FPGA tools and PCB tools.
C, C++, Assembly, Python, Perl, VHDL, Verilog, Altium, Cadence, Eagle, Vitis HLS, Vivado, Quartus, Git, SVN, PCIe, AXI, SPI
4w
Save
Mark Applied
Hide
Manager; Electrical Engineering (FPGA) (38025)
Rochester, New York, United States
$109k-$202k/yr OnsiteFull Time
8+ YOE8+ years FPGA/firmware development with technical team and project leadership, BS in ECE or STEM, FPGA/ASIC design and verification knowledge, strong communication and writing skills.
VHDL, Verilog, SystemVerilog, UVM, OVM