San Francisco • 50 milesRemote · Hybrid · Onsite · Field · All Environments
San Francisco • 50 milesRemote · Hybrid · Onsite · Field · All Environments
San Francisco • 50 milesRemote · Hybrid · Onsite · Field · All Environments
San Francisco • 50 milesRemote · Hybrid · Onsite · Field · All Environments
132 asic verification engineer jobs at 42 companies in San Francisco, CA
1w
Save
Mark Applied
Hide
ASIC Verification Engineer
Sunnyvale, California, United States
$120k-$243k/yr HybridFull Time
3+ YOERequires 3+ years of ASIC/SoC verification experience, SystemVerilog and UVM expertise, test planning, coverage analysis, assertions, randomization, and simulation-tool proficiency.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Mentor Questa, Jenkins, UPF
1w
Save
Mark Applied
Hide
ASIC Verification Engineer
Sunnyvale, California, United States
$120k-$243k/yr HybridFull Time
3+ YOERequires 3+ years of ASIC/SoC verification experience, strong SystemVerilog and UVM expertise, and experience with test planning, coverage, assertions, simulation, and waveform debugging.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Mentor Questa, Jenkins, UPF
1w
Save
Mark Applied
Hide
ASIC Verification Engineer
Sunnyvale, California, United States
$120k-$243k/yr HybridFull Time
3+ YOERequires 3+ years of ASIC/SoC verification experience, strong SystemVerilog and UVM expertise, and proficiency with test planning, coverage, assertions, randomization, and simulation debugging.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Mentor Questa, Jenkins, UPF
2w
Save
Mark Applied
Hide
ASIC Verification Engineer
Irvine or San Jose
$101k-$162k/yr OnsiteFull Time
3+ YOEEngineering degree (Bachelors/Masters/PhD) with 3+ years verification experience (varies by degree), proficiency in HDL and verification, C/C++, scripting, strong communication and teamwork.
SystemVerilog UVM, SystemVerilog, Verilog, VHDL, C, C++, Python, PERL, TCL
2mo
Save
Mark Applied
Hide
Sr. ASIC Verification Engineer
Sunnyvale or Munich
OnsiteFull Time
4+ YOE4+ years ASIC verification experience; expert in SystemVerilog/UVM, constraint-random and coverage-driven verification; experience with C/C++/SystemC, high-speed interfaces, scripting (Python/Perl/TCL/Shell), and post-silicon validation; BS required, MS preferred.
SystemVerilog, UVM, C, C++, SystemC, Python, Perl, TCL, Shell, ARM, RISC-V, PCIe, Ethernet, DDR, HBM, SerDes
2w
Save
Mark Applied
Hide
ASIC Verification Engineer
Santa Clara, California, United States
$116k-$219k/yr HybridFull Time
3+ YOE3+ years verification experience, BS/MS in EE/ECE or equivalent, expertise in logic design and verification flows (UVM, formal), strong System Verilog, C++, and scripting skills.
System Verilog, UVM, C++, Perl, Python, Formal Verification
3mo
Save
Mark Applied
Hide
ASIC Verification Engineer
San Jose, California, United States
OnsiteFull Time
8+ YOE8+ years in UVM verification; RTL/gate-level verification; test plan and testbench development in C/Assembly/SystemVerilog; AMBA AXI/AHB/APB; PCIe/USB/Ethernet; scripting; repository and bug-tracking tools.
UVM, SystemVerilog, C, Assembly, Python, Shell, Perl, AMBA AXI, AHB, APB, PCIe, USB, Ethernet, DDR3/4, LPDDR, I2C/I3C, SPI, SD/SDIO/eMMC, UART, Git, JIRA, Bitbucket, Jenkins
3w
Save
Mark Applied
Hide
SR ASIC Design Verification Engineer
San Jose, California, United States
$165k-$241k/yr OnsiteFull Time
1+ YOEDegree in electrical/computer engineering or related plus multi-year ASIC verification experience; proficiency in System Verilog and UVM; ASIC verification, simulation, emulation, post-silicon debug experience; Linux and programming (C/C++, Python/Perl).
System Verilog, UVM, Veloce, Palladium, Zebu, HAPS, Linux, C/C++, Python/Perl
2mo
Save
Mark Applied
Hide
Principal Engineer, ASIC Design Verification
San Jose, California, United States
$190k-$240k/yr OnsiteFull Time
12+ YOEMS in Electrical or Computer Engineering; 12+ years ASIC/SoC verification experience; SystemVerilog and UVM expert; verification environment design; scripting for automation.
SystemVerilog, UVM, Scripting (Python, Perl, Tcl, Shell)
2mo
Save
Mark Applied
Hide
ASIC Formal Verification Engineer, TPU Compute
Sunnyvale, California, United States
$163k-$237k/yr OnsiteFull Time
8+ YOEBachelor's in Electrical/Computer Engineering or Computer Science; 8 years in silicon/ASIC/SoC design; experience with SystemVerilog Assertions and formal verification.
2mo
Save
Mark Applied
Hide
Staff Engineer - ASIC Verification
San Jose or Folsom
$145k-$286k/yr OnsiteFull Time
6+ YOEBS in electrical engineering or computer science; 6-8 years verification; RTL debugging, scoreboarding, and code coverage; test plans and coverage definitions.
SystemVerilog, UVM, C, DDR, PCIe/NVMe, NAND
1mo
Save
Mark Applied
Hide
ASIC Engineer, Design Verification
Sunnyvale or Austin
$178k-$250k/yr OnsiteFull Time
8+ YOEBachelor's in CS/CE or equivalent, 8+ years SystemVerilog/UVM or C/C++ verification, IP/SoC verification experience, EDA and scripting (Python, TCL, Perl, Shell), experience with assertions, formal or emulation.
SystemVerilog, UVM, OVM, C, C++, Python, TCL, Perl, Shell
2mo
Save
Mark Applied
Hide
ASIC Design Verification Engineer
Mountain View, California, United States
$175k-$215k/yr HybridFull Time
3+ YOE3+ years experience with UVM/SystemVerilog, constrained-random, functional coverage, SVA; strong RTL debug skills; Python proficiency; excellent communication and analytical abilities.
UVM, SystemVerilog, SVA, Python, C, C++, UPF, PCIe Gen 5, PCIe Gen 6, DDR5, Ethernet, LLMs
2mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
San Jose, California, United States
RemoteFull Time
8+ YOE8+ years in networking hardware verification; UVM/SystemVerilog; RTL debugging; complex SoCs; Git/SVN; BS in CE/CS/EE.
UVM, SystemVerilog, VCS, Verdi, Git, SVN, Python, TCL, Perl, Shell, TCP/IP, RDMA, RoCE, IPSec
1mo
Save
Mark Applied
Hide
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Palo Alto, California, United States
$175k-$280k/yr OnsiteFull Time
5+ YOEBachelor’s in EE/CE,5+ years design verification experience, proficiency with UVM/OVM/VMM, strong OOP and scripting (Python), RTL verification, ability to work extended hours.
UVM, OVM, VMM, Python
1mo
Save
Mark Applied
Hide
Sr. ASIC Design Verification Engineer, Amazon Leo
Sunnyvale or San Diego or Los Angeles County
$159k-$248k/yr OnsiteFull Time
7+ YOEBachelor's in CS/CE/EE, 7+ years verification experience (communications preferred), 5+ years with UVM and C/C++ and scripting, familiarity with Matlab and formal verification preferred; must meet U.S. export-control eligibility.
UVM, SystemC, DPI-C, Matlab, C/C++, FPGA
1mo
Save
Mark Applied
Hide
Verification Engineer
San Jose, California, United States
OnsiteFull Time
3+ YOEBS/MS in ECE (or equivalent), 3+ years ASIC/SoC functional verification, strong UVM/SystemVerilog skills, testbench development, scripting in Python/Perl/TCL, and familiarity with regression/CI and hardware-assisted verification.
UVM, SystemVerilog, Python, Perl, TCL, Verilog-AMS, Palladium, Veloce, HAPS, Protium, UPF, UCIe, PCIe, CXL, Ethernet, UALink, VIP
3d
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Stf - E4
Littleton or Sunnyvale or Denver or Boulder or Louisville or Highlands Ranch or King of Prussia
$136k-$252k/yr OnsiteFull Time
Bachelor of Science in Electrical Engineering or related field, or equivalent experience; ASIC/FPGA design, debugging, or verification experience; active Top Secret clearance and U.S. citizenship required.
ASIC, FPGA, Microsoft Project, Microsoft Office, Atlassian JIRA, Earned Value Management System (EVMS)
3mo
Save
Mark Applied
Hide
Senior Debug Verification Engineer
San Jose, California, United States
$149k-$215k/yr OnsiteFull Time
8+ YOE8+ years ASIC/design verification; SystemVerilog; UVM and formal verification; Linux/Unix scripting with Perl or Python; strong cross-site collaboration.
SystemVerilog, UVM, Formal verification, Linux, Perl, Python, Emulation, JTAG, PCIe, USB
3mo
Save
Mark Applied
Hide
ASIC Design Engineer - Pixel IP DMA
Cupertino or Sunnyvale
OnsiteFull Time
0+ YOEBachelor's degree plus 0 years experience; front-end ASIC RTL design; multimedia IP/SoC exposure; collaboration across architecture, design, verification; DMA engines and interconnects experience.
RTL design, Synthesis, AMBA (AXI/AHB/APB), Linting, Formal verification, Performance analysis
Explore Jobs
Expand Your Job Search
Top Cities Near San Francisco for Asic Verification Engineer
- Asic Verification Engineer jobs in San Jose, CA
- Asic Verification Engineer jobs in Oakland, CA
- Asic Verification Engineer jobs in Fremont, CA
- Asic Verification Engineer jobs in Santa Rosa, CA
- Asic Verification Engineer jobs in Hayward, CA
- Asic Verification Engineer jobs in Sunnyvale, CA
- Asic Verification Engineer jobs in Concord, CA
- Asic Verification Engineer jobs in Santa Clara, CA
- Asic Verification Engineer jobs in Vallejo, CA
- Asic Verification Engineer jobs in Berkeley, CA
- Asic Verification Engineer jobs in Fairfield, CA
- Asic Verification Engineer jobs in Antioch, CA
- Asic Verification Engineer jobs in Richmond, CA
- Asic Verification Engineer jobs in Daly City, CA
- Asic Verification Engineer jobs in San Mateo, CA
- Asic Verification Engineer jobs in Vacaville, CA
- Asic Verification Engineer jobs in San Leandro, CA
- Asic Verification Engineer jobs in Livermore, CA
- Asic Verification Engineer jobs in Redwood City, CA
- Asic Verification Engineer jobs in Mountain View, CA