86 design verification engineer jobs at 32 companies in Buena Park, CA
1mo
Save
Mark Applied
Hide
1mo
Design Verification Engineer
Aliso Viejo or San Jose or Córdoba or Toronto
OnsiteFull Time
indie SemiconductorThe Nasdaq Stock Market LLC: INDI: Public U.S. automotive semiconductor developing mixed-signal chips, photonics, radar, and software for ADAS and industrial mobility.
3+ YOEBachelors in EE/CE/CS,3+ years verification experience, SystemVerilog/UVM, coverage-driven verification, C/C++ and scripting (Python,Tcl,Perl),test planning and debug skills.
Broomfield or San Diego or Fort Collins or San Jose or Irvine
$144k-$230k/yrOnsiteFull Time
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
10+ YOE12+ years verification experience for complex digital and mixed-signal circuits; proficiency with SystemVerilog/UVM/SVA, scripting, simulation tools, and RTL/gate-level debug; BS/MS in EE/CE.
Anduril Industries: Defense technology developing AI-powered autonomous military systems.
12+ YOEBachelor's degree in engineering, physics, or related field; 12+ years in test, verification, or product engineering; RF/microwave measurement, DVT, NPI, failure triage, and engineering leadership experience.
Lattice OS, spectrum analyzers, signal analyzers, VNAs, signal generators, power meters
Los Angeles or Seattle or California or Washington or Texas or United States
$230k-$323k/yrRemoteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBS/MS in EE/CE, 8+ years ASIC/SoC verification experience, deep System Verilog and UVM expertise, verification planning, coverage closure, RTL/debugging, cross-functional collaboration.
K2 Space: Building high-power, mass-produced satellite platforms.
10+ YOEB.S. or M.S. in EE/CE or related, 10+ years ASIC/SoC verification, strong SystemVerilog/UVM and SVA skills, experience with VCS/Xcelium/Questa and Verdi/SimVision, scripting (Python/Perl/TCL), Git, CI/CD, C/C++, and ITAR U.S. person eligibility.
Sr. Satellite Design Verification Engineer, Amazon Leo
Irvine or Austin or Sunnyvale or Redmond or San Diego
OnsiteFull Time
Kuiper SystemsNasdaq Global Select Market: AMZN: Developing a low Earth orbit satellite network to deliver high-speed, low-latency broadband internet connectivity.
7+ YOEBachelor's in Electrical/Communications Engineering; 3+ years UVM/SystemC/DPI-C; 7+ years verification in communications; preferred advanced degree; Matlab familiarity; DV/integration experience.
ASIC / FPGA Design Verification Engineer - (Associate or Experienced)
El Segundo or Huntington Beach
$99k-$162k/yrOnsiteFull Time
BoeingNYSE: BA: Designing and manufacturing commercial aircraft and defense systems.
2+ YOEBachelor's degree and 2+ years of ASIC, FPGA, or SoC verification experience, or master's with related coursework. Requires digital verification fundamentals, SystemVerilog, U.S. citizenship, and ability to obtain Secret clearance.
ASIC / FPGA Design Verification Engineer - (Associate or Experienced)
El Segundo or Huntington Beach
$99k-$162k/yrOnsiteFull Time
BoeingNYSE: BA: Designs and manufactures aircraft, defense systems, and space technology.
2+ YOEBachelor's degree or equivalent in a related technical field, 2+ years of relevant verification experience or related master's coursework, digital verification fundamentals, SystemVerilog, U.S. citizenship, and ability to obtain a Secret clearance.
SaberTek: SaberTek is a private wireless transceiver IP and RFIC design serving global semiconductor and system companies.
Requires advanced understanding of RFIC design, simulation, layout, and verification; deep submicron process experience; industrial experience; and a Ph.D. or Master of Science in Electrical Engineering.
Celero Communications: Celero Communications is a private semiconductor startup developing coherent DSPs for AI data-center optical connectivity.
5+ YOEMaster’s or PhD in electrical engineering or a related field, 5+ years of experience, strong analog design fundamentals, and experience with Virtuoso, Spectre, ADE, and advanced CMOS verification flows.
Nihon Kohden OrangeMed, LLCTokyo Stock Exchange: 6849: Treasure Every Breath
7+ YOEBachelor’s degree in mechanical engineering or related discipline; 7+ years’ regulated product design experience; 5+ years’ SolidWorks or 3D CAD experience; medical device, design control, verification, validation, FDA, and 510(k) experience.
SolidWorks, 3D CAD, FDA, ISO, IEC, Design History File (DHF), 510(k)
Principal Design Engineer CMOS Design Engineer – RF / Mixed-Signal
Manhattan Beach, California, United States
$114k-$171k/yrOnsiteFull Time
Northrop GrummanNYSE: NOC: Global aerospace and defense technology.
5+ YOETransistor-level CMOS RF/mixed-signal IC design experience, SPICE and Cadence proficiency, PVT and Monte Carlo verification, degree in electrical engineering (B.S. with 5+ years or advanced degree with reduced experience), strong communication skills.
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
1+ YOE1+ years experience designing and verifying high-performance communications/DSP ASICs; strong RTL (Verilog/System Verilog) and UNIX-based EDA tool skills; experience with verification, synthesis, lint, CDC, power analysis; MATLAB/C++ a plus.
Principal Design Engineer CMOS Design Engineer – RF / Mixed-Signal
Manhattan Beach, California, United States
$114k-$171k/yrOnsiteFull Time
Northrop GrummanNYSE: NOC: Develops and manufactures advanced aerospace, defense, and space systems.
5+ YOEBachelor's in EE (or related) with 5+ years (masters 3+, PhD 0–2); transistor-level CMOS RF/mixed-signal design experience; SPICE and Cadence proficiency; PVT/Monte Carlo verification; strong communication.
Cadence Virtuoso, SPICE, VNA, spectrum analyzer, oscilloscope, probe station
AppleNASDAQ: AAPL: Designing and manufacturing consumer electronics, software, and digital services.
Design and validate RFIC phase-locked loops (PLLs) and radio transceivers for wireless SoCs; collaborate across RF/analog, systems, VLSI, verification, test, and firmware/software teams.
MaxLinearNasdaq: MXL: Public fabless semiconductor design serving broadband, mobile, wireline, data-center, and industrial customers with communications SoCs.
6+ YOEExpert digital ASIC design experience, SystemVerilog/RTL implementation, block/system verification, synthesis/power/timing analysis, and technical leadership; BS in EE (or advanced) plus extensive experience.
Terran Orbital: Lockheed Martin-owned satellite manufacturer delivering spacecraft and mission services to government and commercial customers.
8+ YOEBachelor's in EE/CE, 8+ years FPGA RTL architecture/development/verification, strong SystemVerilog or VHDL skills, experience with Microship Polarfire/AMD Zynq/Versal/Ultrascale, verification methodologies, Git, Python/Tcl/Bash, C/C++ on Linux, and eligibility for DoD security clearance.
Hardware Verification Engineer (Agoura Hills, CA, US)
Agoura Hills, California, United States
$141k-$226k/yrOnsiteFull Time
TeradyneNASDAQ: TER: Designs and manufactures automated test equipment and advanced robotics systems.
Strong experience with schematic capture, PCB layout, hardware bring-up, design and debug of complex high-component-count boards, high-current power and mixed-signal electronics, production/DFM support, and independent end-to-end problem solving.