19 design verification engineer jobs at 10 companies in Keene, TX
2d
Save
Mark Applied
Hide
Design Verification Engineer
Dallas, Texas, United States
OnsiteFull Time
1+ YOEBachelor's degree in electrical engineering or related field and 1+ year of AMS design verification experience. Preferred: SystemVerilog, UVM, RTL simulation, verification methodologies, and Python, Tcl, or Perl scripting.
SystemVerilog, UVM, Cadence Xcelium, Python, Tcl, Perl
4d
Save
Mark Applied
Hide
Associate Design Verification Engineer
Dallas, Texas, United States
OnsiteFull Time
0+ YOEBachelor's degree in a relevant engineering or computer science field and 0–2 years of digital design verification experience. Requires SystemVerilog, RTL, verification, scripting, protocol, debugging, and collaboration skills.
SystemVerilog, Verilog, Python, Perl, Tcl, I2C, SPI, UART, Universal Verification Methodology (UVM), SystemVerilog Assertions (SVA)
1w
Save
Mark Applied
Hide
Design Verification Engineer | PI
Dallas, Texas, United States
OnsiteFull Time
5+ YOEBachelor's degree in electrical engineering or related field and 5+ years of design verification experience. Preferred skills include Perl or Python scripting, Verilog/SystemVerilog, UVM, protocols, and full-chip simulation.
Perl, Python, Verilog, SystemVerilog, UVM, I2C, AHB, MIPI, USBPD-TypeC, DMS
3mo
Save
Mark Applied
Hide
Design Verification Engineer - APS
Dallas, Texas, United States
OnsiteFull Time
8+ YOEBachelor's degree in electrical engineering; 8+ years of experience; strong verification skills and Python, Verilog/SystemVerilog, UVM experience.
UVM, Verilog, SystemVerilog, Python
1mo
Save
Mark Applied
Hide
Design Verification Engineer | Sensing
Dallas, Texas, United States
OnsiteFull Time
5+ YOEMasters in EE,5+ years experience in digital/AMS verification for mixed-signal chips, strong SystemVerilog skills, robust DV flow knowledge, experience with verification closure and debugging.
SystemVerilog, Cadence, ATPG, BIST, VBOX, IDDQ
1w
Save
Mark Applied
Hide
Design Verification Engineer | IPP MPP
Dallas, Texas, United States
OnsiteFull Time
3+ YOEBachelor's degree in electrical engineering or related field, 3+ years of mixed-signal IC verification experience, simulation tool proficiency, Python or SKILL scripting, converter knowledge, and strong analytical skills.
Python, SKILL
3w
Save
Mark Applied
Hide
Mixed Signal Design Verification (MSDV) Engineer
Dallas, Texas, United States
OnsiteFull Time
Bachelor's, master's, or PhD in electrical engineering or related field; analog, digital, and mixed-signal verification experience; Verilog, SystemVerilog, UVM, scripting, EDA tools, and strong analytical skills.
Cadence Virtuoso, Verilog, Verilog-A, SystemVerilog, Universal Verification Methodology (UVM), Unix shell, TCL, Perl, Python, SKILL, I2C, PMBus, SPI, DesignSync, SVN, Git
2mo
Save
Mark Applied
Hide
Digital IC Design Engineer | Custom
Dallas, Texas, United States
OnsiteFull Time
8+ YOEBachelor's in EE/ECE/Computer Engineering, 8 years engineering experience including 3 years mixed-signal design verification, experience with Gates+SDF timing verification, automation scripting, and mixed-signal verification flows.
JasperGold, Gates+SDF, RTL, STA
1mo
Save
Mark Applied
Hide
Staff Engineer, FPGA Design (R5347)
Dallas, Texas, United States
$150k-$230k/yr OnsiteFull Time
Strong FPGA design, implementation, verification skills using VHDL/SystemVerilog; experience with timing closure, clock domain crossing, and high-performance digital communications; degree in STEM; Git proficiency.
VHDL, SystemVerilog, AMD/Xilinx development tools, Vivado, Git, TCL, AXI4, AXI-Stream, CI/CD
2mo
Save
Mark Applied
Hide
Digital IC Design Engineer
Dallas, Texas, United States
OnsiteFull Time
1+ YOEBachelor's in EE/CE or related; 1+ years digital IC design experience; proficiency in RTL (Verilog/SystemVerilog), functional verification, synthesis/static timing, low-power techniques; exposure to SPI/I2C/UART; scripting (Python, Tcl, Perl).
Verilog, SystemVerilog, Synopsys Design Compiler, Cadence Genus, Python, Tcl, Perl
2mo
Save
Mark Applied
Hide
Verification and Validation Engineer - Production Line (Dallas, TX, US)
Dallas or Fort Worth or Logan
$69k-$138k/yr OnsiteFull Time
4+ YOEBachelor's in engineering or equivalent experience; minimum 4 years V&V testing of mechatronic/electro-mechanical systems; test design, bug tracking, component integration, mechanical/electrical testing; scripting with Python or Bash; safety analysis experience.
Python, Bash
2mo
Save
Mark Applied
Hide
Principal Engineer DSP PHY Digital Design
Dallas, Texas, United States
HybridFull Time
10+ YOEB.S. +10 yrs or M.S. +7 yrs in EE/CE or related; strong digital communications/DSP fundamentals; experience with high-speed wireline DSP (FFE/DFE, CDR, FEC), RTL design/verification; C++, MATLAB proficiency.
C++, MATLAB, Python
3mo
Save
Mark Applied
Hide
Staff Engineer, Mechanical (R4887)
Dallas, Texas, United States
$130k-$200k/yr OnsiteFull Time
5+ YOEBachelor’s degree in Mechanical Engineering; 5-6 years hands-on mechanical design in aerospace or ruggedized hardware; proficient in 3D CAD; strong structural design and manufacturing knowledge; familiarity with design verification (FEA).
SolidWorks, NX, CATIA, GD&T
1mo
Save
Mark Applied
Hide
Senior Hardware Engineer
Dallas, Texas, United States
OnsiteFull Time
7+ YOEBachelor's in EE/CE,7+ years hardware design experience,analog/digital circuit and embedded systems expertise,FPGA and verification tool experience,hardware testing and compliance knowledge.
Mentor Graphics Expedition xDX Designer, Verilog, ModelSim SE, Altera Quartus II, Quartus Prime, SignalTap II, Xilinx ISE, Vivado, Integrated Logic Analyzer, ChipScope, Lattice Diamond, IBM Rational ClearCase
3mo
Save
Mark Applied
Hide
Staff Wireless IC Digital Designer
Dallas, Texas, United States
OnsiteFull Time
8+ YOESenior level design engineer with 8-12 years in digital RF/wireless design, IC/SoC development, RTL, and verification.
RTL, Synthesis, STA, ATPG, RFIC, SoC, Digital design, FPGA design
1w
Save
Mark Applied
Hide
Software Quality Engineer Stf - E4
Grand Prairie or Dallas
$105k-$195k/yr OnsiteFull Time
Bachelor’s degree in a related STEM field, Secret clearance eligibility, and experience with requirements analysis, design reviews, integration, verification/validation, test hardware, LabVIEW/TestStand, C/C++, and Microsoft Office.
LabVIEW, TestStand, C, C++, Microsoft Office, Microsoft Word, Microsoft Excel, Microsoft PowerPoint, Microsoft Access, CMMI, ISO, AS9100, Lean, Six Sigma
1mo
Save
Mark Applied
Hide
Hardware Designer
Dallas or United States
RemoteFull Time
5+ YOE5+ years electronics design experience, Bachelor's in Electrical/Computer Engineering, strong high-speed PCB and system design skills, FPGA familiarity, lab bring-up and verification, Cadence/OrCAD/LTSpice experience.
LTSpice, OrCAD Capture CIS, Cadence Allegro, Verilog, HLS, signal analyzer, oscilloscope, optical test set, signal generator, electronic load, VNA
2mo
Save
Mark Applied
Hide
Manager Engineering
Fort Worth, Texas, United States
HybridFull Time
10+ YOEBachelor's or Master's in engineering, 10+ years systems engineering experience, ability to obtain security clearance and be a US Person, experience leading teams, systems-level design/integration/verification, and program cost/schedule management.
Model-Based Systems Engineering
2d
Save
Mark Applied
Hide
FPGA Designer
Dallas, Texas, United States
HybridFull Time
5+ YOERequires 5+ years designing FPGA systems with RTL, Verilog, or VHDL; experience with Xilinx or Altera devices and tools, simulations, verification, and timing closure; strong English communication; and a relevant bachelor's degree.
FPGA, CPLD, Xilinx, Intel, Altera, RTL, Verilog, VHDL, SystemVerilog, Xilinx Vivado, Altera Quartus, ModelSim, DSP, AI
Explore Jobs