48 design verification engineer jobs at 28 companies in Perris, CA
2w
Save
Mark Applied
Hide
Design Verification Engineer
Aliso Viejo or San Jose or Córdoba or Toronto
OnsiteFull Time
3+ YOEBachelors in EE/CE/CS,3+ years verification experience, SystemVerilog/UVM, coverage-driven verification, C/C++ and scripting (Python,Tcl,Perl),test planning and debug skills.
SystemVerilog, UVM, C, C++, Python, Tcl, Perl
4d
Save
Mark Applied
Hide
Design Verification Engineer
Broomfield or San Diego or Fort Collins or San Jose or Irvine
$144k-$230k/yr OnsiteFull Time
10+ YOE12+ years verification experience for complex digital and mixed-signal circuits; proficiency with SystemVerilog/UVM/SVA, scripting, simulation tools, and RTL/gate-level debug; BS/MS in EE/CE.
SystemVerilog, UVM, SVA, Synopsys, Cadence, Mentor, Perl, Python, Tcl, DesignSync, git, Palladium, Veloce, Zebu, Xilinx, ICL, PDL, Tessent
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in Electrical or Computer Engineering; 5+ years hardware verification with SystemVerilog/UVM; RTL verification; strong SystemVerilog/UVM; experience with industry EDA tools; US citizenship and active Secret clearance; willingness to travel up to 10%
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, Python, TCL
2mo
Save
Mark Applied
Hide
Principal Design Verification Engineer (Silicon Engineering)
Sunnyvale or Austin or Irvine or Redmond
$210k-$310k/yr OnsiteFull Time
10+ YOEBachelor’s in electrical/computer engineering or computer science; 10+ years in design verification and test bench development.
UVM, OVM, VMM, Python, RTL
2w
Save
Mark Applied
Hide
Design Verification Senior Staff Engineer
Irvine or Santa Clara
$136k-$201k/yr OnsiteFull Time
5+ YOEBachelor's degree in EE/Computer Engineering, 5+ years ASIC/SoC verification experience, strong SystemVerilog/UVM and protocol knowledge, scripting (Python/Perl/Shell), debug and coverage skills.
System Verilog, UVM, Python, Perl, Shell, Palladium, Veloce
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE or related,5+ years hardware verification experience with SystemVerilog/UVM,experience with industry EDA tools,US citizenship and active Secret clearance required,ability to travel up to 10%.
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, AMD/Xilinx Vivado, Altera Quartus, Microchip Libero, TCL, Perl, Python, Linux
3mo
Save
Mark Applied
Hide
Sr. Satellite Design Verification Engineer, Amazon Leo
Irvine or Austin or Sunnyvale or Redmond or San Diego
OnsiteFull Time
7+ YOEBachelor's in Electrical/Communications Engineering; 3+ years UVM/SystemC/DPI-C; 7+ years verification in communications; preferred advanced degree; Matlab familiarity; DV/integration experience.
UVM, C, SystemC, DPI-C, Matlab
1mo
Save
Mark Applied
Hide
Sr. Principal AMS Verification Engineer (Irvine, CA, US)
Irvine, California, United States
$143k-$286k/yr OnsiteFull Time
8+ YOERequires BS+15 yrs (MS+12 or PhD+8) experience; strong AMS design/verification background, Verilog-A and SystemVerilog RNM modeling, Cadence Virtuoso/ADS experience, Python scripting, leadership and communication skills.
Cadence Virtuoso, ADS, Verilog-A, SystemVerilog, SystemVerilog Real Number Modeling (RNM), Python
4w
Save
Mark Applied
Hide
RFIC - PLL Design Engineer
Irvine, California, United States
OnsiteFull Time
Design and validate RFIC phase-locked loops (PLLs) and radio transceivers for wireless SoCs; collaborate across RF/analog, systems, VLSI, verification, test, and firmware/software teams.
1mo
Save
Mark Applied
Hide
Senior Principal Digital Design Engineer
Irvine, California, United States
$186k-$228k/yr OnsiteFull Time
6+ YOEExpert digital ASIC design experience, SystemVerilog/RTL implementation, block/system verification, synthesis/power/timing analysis, and technical leadership; BS in EE (or advanced) plus extensive experience.
SystemVerilog, Verilog, UVM, SystemC, PCIe, PCI-SIG, IEEE 802.3, SDC
1mo
Save
Mark Applied
Hide
Physical Design Engineer
San Jose or Irvine
$150k-$250k/yr OnsiteFull Time
5+ YOEBachelor's/Master's in EE, 5+ years full-chip physical verification experience, multiple tapeouts, hands-on with ICV or Calibre, ability to assemble PV flow and floorplanning expertise; Tcl/Python/shell automation preferred.
ICV, Calibre, Tcl, Python, Shell
4w
Save
Mark Applied
Hide
Design Quality Engineer
Irvine, California, United States
$105k-$135k/yr OnsiteFull Time
5+ YOEBS in technical or life science,5+ years in medical device quality systems (ISO 13485,21 CFR 820),strong technical writing,test planning,verification/validation experience,MS Office proficiency,and ability to travel up to 90 days/yr.
Microsoft Office
2mo
Save
Mark Applied
Hide
Staff FPGA Design Engineer
Irvine, California, United States
$150k-$190k/yr OnsiteFull Time
8+ YOEBachelor's in EE/CE, 8+ years FPGA RTL architecture/development/verification, strong SystemVerilog or VHDL skills, experience with Microship Polarfire/AMD Zynq/Versal/Ultrascale, verification methodologies, Git, Python/Tcl/Bash, C/C++ on Linux, and eligibility for DoD security clearance.
SystemVerilog, VHDL, Microship Polarfire, AMD Zynq US+, Versal, AMD Ultrascale, Vivado, Mentor Modelsim/Questasim, AXI, PCIe, DDR4, DDR5, JESD204B, JESD204C, 100Gb ethernet, SPI, I2C, UART, CAN FD, LVDS, Git, Python, Tcl, Bash, Linux, C/C++
3w
Save
Mark Applied
Hide
Senior Design Quality Engineer - Medical Devices
Carlsbad or Chicago or Raleigh or Durham or Greensboro or Pittsboro
$100k-$140k/yr HybridFull Time
5+ YOEBachelor's degree,5+ years relevant experience,knowledge of FDA 21 CFR 820/ISO 13485/ISO 14971,cGMP,GxP; experience with electromechanical devices, audits, risk management, and verification/validation.
1mo
Save
Mark Applied
Hide
Director of Verification & Validation
Huntington Beach, California, United States
$180k-$230k/yr OnsiteFull Time
8+ YOEBachelor's in Biomedical or Mechanical Engineering, 8+ years Class III medical device V&V, knowledge of FDA and IEC/ISO standards, design control expertise, strong technical writing, and experience leading V&V teams.
3w
Save
Mark Applied
Hide
Senior Staff Analog and Mixed-Signal IC Design Engineer
Irvine, California, United States
$150k-$221k/yr OnsiteFull Time
3+ YOEDesign mixed-signal CMOS transceiver/SERDES circuits (PLLs, ADCs, regulators, TX/RX, CDRs), perform verification with SPICE/Spectre/MATLAB, lab characterization, and produce design documentation. Bachelor’s degree plus relevant experience required.
SPICE, Spectre, MATLAB, Hsim, Verilog
2mo
Save
Mark Applied
Hide
Electro-Mechanical Design-Drafter
Newport Beach, California, United States
$60k-$96k/yr OnsiteFull Time
4+ YOEProficient in schematic-driven RF PCB design, RF/microwave layout, manufacturing documentation, ECOs, and design verification.
Cadence Virtuoso, CALIBRE, ECAD tools
6d
Save
Mark Applied
Hide
Principal Systems Engineer, Aircraft Simulation and Design Integration
Huntington Beach, California, United States
$180k-$250k/yr OnsiteFull Time
Bachelor's in engineering required, significant experience with aircraft-level modeling and simulation, proficiency in MATLAB/Simulink, Python, C/C++, model verification/validation, and strong technical leadership and communication.
MATLAB/Simulink, Python, C/C++, SysML, CFD, finite-element analysis
4d
Save
Mark Applied
Hide
Sr. Engineer, Quality
Irvine, California, United States
$106k-$169k/yr OnsiteFull Time
1+ YOEDegree in engineering or scientific field with relevant experience; hands-on design assurance, design controls, risk management, verification/validation, statistical techniques, and regulated industry experience required.
Six Sigma, Lean
3w
Save
Mark Applied
Hide
Principal Systems Engineer (Console System)
Arden Hills or Carlsbad or Maple Grove
$107k-$203k/yr OnsiteFull Time
7+ YOE7+ years engineering experience with systems engineering for multidisciplinary medical devices, 5+ years technical leadership, BS in Engineering (or equivalent), experience with design controls, requirements management, and verification/validation.
Jama, DOORS, Requisite Pro, Jira, MATLAB, Python, LabVIEW, Minitab
Explore Jobs
Expand Your Job Search
Top Cities Near Perris for Design Verification Engineer
- Design Verification Engineer jobs in Anaheim, CA
- Design Verification Engineer jobs in Santa Ana, CA
- Design Verification Engineer jobs in Riverside, CA
- Design Verification Engineer jobs in Irvine, CA
- Design Verification Engineer jobs in San Bernardino, CA
- Design Verification Engineer jobs in Fontana, CA
- Design Verification Engineer jobs in Moreno Valley, CA
- Design Verification Engineer jobs in Huntington Beach, CA
- Design Verification Engineer jobs in Oceanside, CA
- Design Verification Engineer jobs in Garden Grove, CA
- Design Verification Engineer jobs in Rancho Cucamonga, CA
- Design Verification Engineer jobs in Ontario, CA
- Design Verification Engineer jobs in Corona, CA
- Design Verification Engineer jobs in Pomona, CA
- Design Verification Engineer jobs in Escondido, CA
- Design Verification Engineer jobs in Orange, CA
- Design Verification Engineer jobs in Fullerton, CA
- Design Verification Engineer jobs in El Monte, CA
- Design Verification Engineer jobs in Carlsbad, CA
- Design Verification Engineer jobs in Costa Mesa, CA