97 engineer digital design engineering jobs at 38 companies in Lewisville, TX

3w
Save
Mark Applied
Hide
Digital IC Design Engineer - USB Products
Dallas, Texas, United States
OnsiteFull Time
Texas Instruments
Texas InstrumentsNASDAQ: TXN: Designs and manufactures semiconductors and integrated circuits.
2+ YOEBachelor's in Electrical/Computer Engineering, 2 years digital design experience, Verilog experience, understanding of digital logic and ASIC design flow, and strong problem-solving skills.
Verilog, System Verilog, AMS, UVM, Perl, Tcl, Python
1w
Save
Mark Applied
Hide
Principal Digital Design Engineer / Chip Lead
Minneapolis or Richardson or Boise
OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
10+ YOEBS, MS, or PhD in engineering; 10+ years of ASIC/digital design experience and prior tape-out; expert SystemVerilog; synthesis, timing analysis, RTL simulation, CDC, IP integration, and technical leadership experience.
SystemVerilog, Synopsys Design Compiler, Cadence Genus, PrimeTime, Tempus, VCS, Xcelium, Verdi, DVE, SpyGlass, JasperGold CDC, SDC, I2C, SerDes, DDR, PRBS, DFT, ATPG
1w
Save
Mark Applied
Hide
Principal Digital Design Engineer / Chip Lead
Minneapolis or Richardson or Boise
OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
10+ YOEBS, MS, or PhD in engineering; 10+ years of ASIC/digital design experience with prior tape-out; expert SystemVerilog; synthesis, timing analysis, RTL simulation, CDC, IP integration, and technical leadership experience.
SystemVerilog, Synopsys Design Compiler, Cadence Genus, PrimeTime, Tempus, VCS, Xcelium, Verdi, DVE, SpyGlass, JasperGold CDC, I2C, PRBS
1mo
Save
Mark Applied
Hide
Senior Staff Digital Design Engineer
Plano, Texas, United States
HybridFull Time
ams OSRAM
ams OSRAMSIX Swiss Exchange: AMS: Develops and manufactures intelligent sensors and optical solutions.
5+ YOE5+ years in digital IC design with Verilog/SystemVerilog, RTL, synthesis, STA, verification, silicon debug, UVM and experience with industry EDA tools; B.Tech/M.Tech in electronics or related field.
Verilog/SystemVerilog, UVM, I²C, I3C, SPI, UART, Python, Tcl, Perl, Shell, Xcelium, Genus, SpyGlass, OneSpin/JasperGold, Innovus, PrimeTime/Tempus, DFT, ARM, AMBA (AXI/AHB/APB), Cadence Virtuoso, STA, LEC, Lint, Formal Verification
2mo
Save
Mark Applied
Hide
Principal Engineer, Digital Design (IO Subsystem)
Allen, Texas, United States
OnsiteFull Time
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
10+ YOEBachelor's in EE (Master's preferred), 10+ years digital IC/RTL design, expert SystemVerilog, Python, UVM, UPF/STA/timing signoff, DFT experience, and strong cross-functional collaboration.
SystemVerilog, Python, UVM, UPF, STA, DFT, AI/ML
2mo
Save
Mark Applied
Hide
Senior Digital Hardware Design Engineer - Onsite
McKinney, Texas, United States
$87k-$165k/yr OnsiteFull Time
RTX
RTXNYSE: RTX: Provides advanced aerospace and defense systems and services.
5+ YOEU.S. citizen with active Secret DoD clearance, STEM degree, minimum 5 years relevant experience designing and testing digital circuit card assemblies with FPGAs, processors, high-speed interfaces, schematic/CAD tools, and lab integration.
FPGA, ECAD, Siemens Xpedition, xDX Designer, xPCB Layout, HyperLynx, Xpedition Constraint Editor System (CES), Earned Value, Agile Execution
2mo
Save
Mark Applied
Hide
Principal Engineer DSP PHY Digital Design
Dallas, Texas, United States
HybridFull Time
Infineon Technologies
Infineon TechnologiesFrankfurt Stock Exchange: IFX: Designs and manufactures semiconductors for power and IoT systems.
10+ YOEB.S. +10 yrs or M.S. +7 yrs in EE/CE or related; strong digital communications/DSP fundamentals; experience with high-speed wireline DSP (FFE/DFE, CDR, FEC), RTL design/verification; C++, MATLAB proficiency.
C++, MATLAB, Python
1mo
Save
Mark Applied
Hide
Digital Design Specialist: Structural Engineering
Dallas, Texas, United States
$59k-$95k/yr HybridFull Time
LPA
LPA: Provides integrated architecture, engineering, and sustainable design services.
4+ YOE4–15 years structural drafting/BIM experience, proficiency in CAD and Revit, strong documentation and coordination skills, Associate in Computer Drafting preferred, effective communication.
CAD, Revit
3w
Save
Mark Applied
Hide
Engineer, Avionics Design
Fort Worth, Texas, United States
OnsiteFull Time
Howell Instruments
Howell Instruments: Howell Instruments manufactures engine instrumentation and monitoring systems for aircraft.
5+ YOEBachelor's degree in electrical engineering or related field; 5–10 years of mixed-signal electronic design experience in avionics or sensor integration. Requires analog/digital design, PCB layout, C programming, and troubleshooting.
STM32, SPICE, Altium, Microsoft Office, C, ARP4761, DO-160, MIL-STD-704, MIL-STD-461, MIL-STD-810, DO-254
3w
Save
Mark Applied
Hide
Design Engineering Manager - Kiewit Infrastructure Engineers
Lone Tree or Westlake or Bellevue
$195k-$215k/yr OnsiteFull Time
Kiewit
Kiewit: Provides large-scale construction and engineering services for diverse infrastructure.
10+ YOE3+ MgmtPE or RA required, Bachelor's degree in engineering/architecture, 10+ years in large multidisciplinary infrastructure projects, 3+ years managing teams, design-build/P3/EPC experience, strong communication and constructability expertise.
BIM/VDC, digital delivery
2d
Save
Mark Applied
Hide
Associate Design Verification Engineer
Dallas, Texas, United States
OnsiteFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
0+ YOEBachelor's degree in a relevant engineering or computer science field and 0–2 years of digital design verification experience. Requires SystemVerilog, RTL, verification, scripting, protocol, debugging, and collaboration skills.
SystemVerilog, Verilog, Python, Perl, Tcl, I2C, SPI, UART, Universal Verification Methodology (UVM), SystemVerilog Assertions (SVA)
2d
Save
Mark Applied
Hide
Digital Design Wayfinding Specialist
Omaha or Dallas or Charlotte
OnsiteFull Time
HDR
HDR: Global provider of engineering, architecture, environmental and construction services.
3+ YOETechnical degree or 3+ years of related experience, 3D design software and document management expertise, Microsoft Office and communication tools competency, 3D coordination experience, and architectural or engineering knowledge.
Building Information Modeling (BIM), Level of Development (LOD), Digital Delivery Plan (DDP), Microsoft Office, 3D design software, 3D Coordination tools, Adobe Creative Suite
2d
Save
Mark Applied
Hide
Digital Design Wayfinding Specialist
Omaha or Dallas or Charlotte or United States
OnsiteFull Time
HDR
HDR: Global firm providing architecture, engineering, and environmental services.
3+ YOETechnical degree or 3+ years of related experience; proficiency with 3D design software, document management infrastructure, Microsoft Office products, communication tools, and 3D coordination tools; architectural or engineering knowledge required.
BIM, Level of Development (LOD), Digital Delivery Plan (DDP), Microsoft Office, 3D design software, document management infrastructure, 3D Coordination tools, Adobe Creative Suite
3mo
Save
Mark Applied
Hide
Senior Rail Track Design Engineer
Coral Gables or New York City or Tampa or San Francisco or Houston or Los Angeles or Chicago or Pensacola or Dallas
HybridFull Time
TYLin
TYLin: Engineering and design services for transportation and building infrastructure.
8+ YOESenior track design engineer with 8+ years rail experience, PE licensure, civil engineering degree; BIM/Digital design tools proficiency; lead complex rail projects in the US.
Bentley OpenRail, OpenRoads, InRoads, MicroStation, Civil 3D
1mo
Save
Mark Applied
Hide
Staff Engineer, FPGA Design (R5347)
Dallas, Texas, United States
$150k-$230k/yr OnsiteFull Time
Shield AI
Shield AI: Develops autonomous flight software and unmanned aircraft for defense.
Strong FPGA design, implementation, verification skills using VHDL/SystemVerilog; experience with timing closure, clock domain crossing, and high-performance digital communications; degree in STEM; Git proficiency.
VHDL, SystemVerilog, AMD/Xilinx development tools, Vivado, Git, TCL, AXI4, AXI-Stream, CI/CD
2w
Save
Mark Applied
Hide
Mixed Signal Design Verification (MSDV) Engineer
Dallas, Texas, United States
OnsiteFull Time
Nexperia
Nexperia: Manufactures discrete semiconductors, logic devices, and power MOSFET components.
Bachelor's, master's, or PhD in electrical engineering or related field; analog, digital, and mixed-signal verification experience; Verilog, SystemVerilog, UVM, scripting, EDA tools, and strong analytical skills.
Cadence Virtuoso, Verilog, Verilog-A, SystemVerilog, Universal Verification Methodology (UVM), Unix shell, TCL, Perl, Python, SKILL, I2C, PMBus, SPI, DesignSync, SVN, Git
2d
Save
Mark Applied
Hide
Design Technology Lead
Dallas, Texas, United States
OnsiteFull Time
Gensler
Gensler: Global architecture, design, and planning firm.
4+ YOEBachelor's degree in architecture, engineering, or related field and 4+ years of AEC experience. Requires BIM implementation, digital delivery, workflow optimization, training, mentorship, and technical leadership expertise.
BIM
1mo
Save
Mark Applied
Hide
SoC Design Verification Engineer (2026 New College Graduate)
Richardson, Texas, United States
$86k-$148k/yr OnsiteFull Time
GlobalFoundries
GlobalFoundriesNASDAQ: GFS: Semiconductor foundry providing chip design and fabrication services.
0+ YOEBachelor's in EE/CE or related, 0-2 years digital verification experience, Verilog/SystemVerilog, Python/Tcl/Perl, UNIX/EDA tools, strong analytical and communication skills.
Verilog, SystemVerilog, Python, Tcl/Tk, Perl, UNIX, EDA design tools, RISC-V, ARM, MIPS, C, C++
1mo
Save
Mark Applied
Hide
SoC Design Verification Engineer (2026 New College Graduate)
Richardson, Texas, United States
$86k-$148k/yr OnsiteFull Time
GlobalFoundries
GlobalFoundriesNASDAQ: GFS: Manufacturer of semiconductors and provider of wafer fabrication services.
0+ YOEBachelor's in EE/CE,0-2 years digital verification experience, proficiency with Verilog/SystemVerilog, scripting (Python,Tcl/Tk,Perl), UNIX and EDA tools, strong analytical and communication skills.
Verilog, SystemVerilog, Python, Tcl/Tk, Perl, C, C++, UNIX, EDA design tools
1mo
Save
Mark Applied
Hide
Senior Principal Digital SoC Architect
Richardson, Texas, United States
OnsiteFull Time
Allegro MicroSystems
Allegro MicroSystemsNasdaq: ALGM: Designs and manufactures magnetic sensor and power semiconductor solutions.
12+ YOE5+ MgmtB.S./M.S. in Electrical/Computer Engineering,12+ years semiconductor digital design experience,5+ years lead SoC architecture,experience with ARM/RISC-V,NoC,memory subsystems,FuSa (ISO 26262),SystemC/Simulink,Verilog/SystemVerilog.
ARM Cortex-M, RISC-V, SystemC, MATLAB, Simulink, Verilog, SystemVerilog, UPF, CAN-FD, LIN, SPI, I2C, I3C, Ethernet, SENT, HSM, Evita