110 fpga design engineer jobs at 46 companies in Los Angeles, CA

3mo
Save
Mark Applied
Hide
FPGA Design Engineer
Irvine, California, United States
$100k-$140k/yr OnsiteFull Time
Silvus Technologies
Silvus TechnologiesNYSE: MSI: Develops advanced mobile ad-hoc network radios for mission-critical communications.
2+ YOEBS in EE or CS with 2+ years FPGA design; Xilinx FPGAs, SoCs, Vivado; TCL or Python; U.S. Person; background check and drug test.
Xilinx FPGAs, Vivado IDE, Tcl, Python, MATLAB, FPGA Design
1mo
Save
Mark Applied
Hide
FPGA Design Engineer
Long Beach, California, United States
$135k-$225k/yr OnsiteFull Time
Long Wall
Long Wall: Develops containerized missile defense systems and hypersonic flight test vehicles.
5+ YOEBachelor's in EE/CE,5+ years FPGA development with AMD/Xilinx platforms,expertise with Vivado/Vitis and HDL,experience with PCIe/Ethernet/SerDes,hardware/software integration and production bring-up.
Xilinx Vivado, Vitis, Vivado ILA, VIO, Git, Python, TCL, ModelSim, Vivado Simulator, PetaLinux
2mo
Save
Mark Applied
Hide
Staff FPGA Design Engineer
Irvine, California, United States
$150k-$190k/yr OnsiteFull Time
Terran Orbital
Terran OrbitalNYSE: LMT: Manufactures modular spacecraft for aerospace and defense missions.
8+ YOEBachelor's in EE/CE, 8+ years FPGA RTL architecture/development/verification, strong SystemVerilog or VHDL skills, experience with Microship Polarfire/AMD Zynq/Versal/Ultrascale, verification methodologies, Git, Python/Tcl/Bash, C/C++ on Linux, and eligibility for DoD security clearance.
SystemVerilog, VHDL, Microship Polarfire, AMD Zynq US+, Versal, AMD Ultrascale, Vivado, Mentor Modelsim/Questasim, AXI, PCIe, DDR4, DDR5, JESD204B, JESD204C, 100Gb ethernet, SPI, I2C, UART, CAN FD, LVDS, Git, Python, Tcl, Bash, Linux, C/C++
2mo
Save
Mark Applied
Hide
Principal FPGA / RTL Design Engineer - Signal Processing
Los Angeles or Irvine
$175k-$225k/yr HybridFull Time
Motorola Solutions
Motorola SolutionsNYSE: MSI: Provides mission-critical communications and public safety technology.
10+ YOEBS in ECE/CS or related; 10+ yrs RTL/FPGA design or 6+ yrs with PhD; Xilinx FPGAs, Vivado; fixed-point DSP; US person.
Xilinx FPGAs, Vivado IDE, Fixed-point arithmetic, Digital Signal Processing, MATLAB, Python, Perl
6d
Save
Mark Applied
Hide
FPGA Engineer II
Long Beach, California, United States
$102k-$141k/yr OnsiteFull Time
Rocket Lab
Rocket LabNASDAQ: RKLB: Designs and builds launch vehicles and satellite systems.
2+ YOEBachelor's degree in engineering, 2+ years of FPGA firmware development, VHDL proficiency, FPGA design knowledge, and U.S. citizenship or required authorization.
VHDL, Xilinx, Microchip, UVM, VUnit, SPI, UART, I2C, CAN, GigE, PCIe, GIT, JIRA
6d
Save
Mark Applied
Hide
FPGA Engineer II
Long Beach, California, United States
$102k-$141k/yr OnsiteFull Time
Rocket Lab
Rocket LabNasdaq: RKLB: Operates launch vehicles and manufactures satellites for space missions.
2+ YOEBachelor’s degree in engineering, 2+ years of FPGA firmware development, VHDL proficiency, FPGA design fundamentals, and U.S. citizenship or required export authorization.
VHDL, Xilinx, Microchip, UVM, VUnit, SPI, UART, I2C, CAN, GigE, PCIe, GIT, JIRA, PCB
2mo
Save
Mark Applied
Hide
FPGA Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
CHAOS Industries
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Verilog, SystemVerilog, AXI4, AXI4-Lite, AXI4-Stream, Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP, UDP, IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins
3mo
Save
Mark Applied
Hide
Senior Avionics FPGA Design & Verification Engineer - TeraWave
Seattle or Los Angeles or Denver
$157k-$220k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOE7+ years in digital design/SoC architecture; SystemVerilog/Verilog RTL; FPGA/SoC integration; timing and bus protocols; RTL simulation and debugging; hardware design verification.
SystemVerilog, Verilog, QuestaSim, FPGA, SoC, RTL, AXI, AHB
2w
Save
Mark Applied
Hide
Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA (Level 3/4)
Manhattan Beach, California, United States
$125k-$235k/yr OnsiteFull Time
Northrop Grumman
Northrop GrummanNYSE: NOC: Develops and manufactures advanced aerospace, defense, and space systems.
5+ YOERequires Top Secret clearance, STEM degree, 5+ years engineering experience (level-dependent), FPGA and electronic design/test experience, strong communication skills.
FPGA, PCB, CCA, Electronic Test System
3mo
Save
Mark Applied
Hide
FPGA/ASIC Design Engineer (Silicon Engineering)
Irvine or Redmond
$125k-$145k/yr OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
1+ YOEBachelor’s in EE/CE/CS/Physics; 1+ years RTL design (SystemVerilog/Verilog/VHDL); strong Python/C/C++, and PCB/lab experience.
Verilog/SystemVerilog, VHDL, Python, C/C++, Bash, HDL simulators, Spyglass, Vivado, Quartus, AXI/APB/AHB protocols
1mo
Save
Mark Applied
Hide
Staff FPGA Engineer, EW
Costa Mesa, California, United States
$220k-$292k/yr OnsiteFull Time
Anduril Industries
Anduril Industries: Defense technology building autonomous military hardware and software.
Design and verify FPGA/DSP modules on AMD/Xilinx SoC/FPGA platforms; experience with HDL (VHDL/Verilog), high-speed digital interfaces (PCIe, JESD, Aurora), Linux development, Git and CI/CD; eligible for U.S. Secret clearance; mentoring experience.
AMD, Xilinx, VHDL, Verilog, Linux, Git, TCL, CI/HITL, PCIE, JESD, Aurora, AMD AIE
2w
Save
Mark Applied
Hide
Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA (Level 3/4)
Manhattan Beach, California, United States
$125k-$235k/yr OnsiteFull Time
Northrop Grumman
Northrop GrummanNYSE: NOC: Designs and manufactures advanced aerospace and defense systems.
5+ YOEActive Top Secret clearance, STEM degree with relevant years of engineering experience (level-dependent), FPGA/PCB/CCA design and test experience, and electronic system integration skills.
FPGA, PCB, CCA
1w
Save
Mark Applied
Hide
Senior FPGA Engineer (TS/SCI)
Los Angeles, California, United States
$120k-$225k/yr OnsiteFull Time
K2 Space
K2 Space: Develops high-power satellite platforms for heavy-lift launch vehicles.
3+ YOEBachelor's degree in a STEM discipline or 3+ years of software development experience, plus 3+ years designing complex FPGAs and experience with VHDL or SystemVerilog.
VHDL, SystemVerilog, Rust, C++, C, Python, Xilinx SoC, Digital Signal Processing (DSP), Ethernet, PCIe, JESD204C, AXI, AXI-Stream, TCL, Bash, Linux, RTOS
1mo
Save
Mark Applied
Hide
Principal Electronics Design Engineer
Garden Grove, California, United States
$140k-$190k/yr OnsiteFull Time
FEI-Zyfer
FEI-Zyfer: Manufacturer of precision GPS time and frequency systems.
10+ YOEBSEE and 10+ years electronic systems design experience, FPGA and embedded microprocessor design, GNSS/M-Code/SAASM, Ethernet/PTP, schematic capture, team leadership, ability to obtain secret clearance and U.S. citizenship.
FPGA, PWB, GNSS, M-Code, SAASM, Ethernet, Precision Time Protocol (PTP), SoC, SoM, ASIC
1w
Save
Mark Applied
Hide
Firmware Design Engineer
Camarillo, California, United States
OnsiteFull Time
SAAZ Micro
SAAZ Micro: Designing advanced image sensors and cameras for space and defense.
5+ YOEBachelor's degree required and master's preferred in electrical or computer engineering; 5+ years in camera system design or embedded hardware, with FPGA, sensor interface, Git, and troubleshooting expertise.
VHDL, Verilog, AMD/Xilinx, Intel/Altera, LVDS, MIPI CSI-2, Camera Link, USB 3.0, 10G Ethernet, Git, oscilloscopes, logic analyzers, protocol analyzers, Python, GigE Vision, GenICam, USB3 Vision, CoaXPress, SPI, I²C, USB, Ethernet
3w
Save
Mark Applied
Hide
Architecture and System Design Engineer
Irvine, California, United States
$124k-$165k/yr OnsiteFull Time
Western Digital
Western DigitalNASDAQ: WDC: Design and manufacture data storage devices and systems.
Master's or PhD in electrical engineering, advanced electronics architecture and system design expertise, circuit and PCB design, signal integrity/EMC, C/C++/Python, FPGA, CAD tools, leadership and mentoring experience.
C, C++, Python, FPGA, CAD tools
3mo
Save
Mark Applied
Hide
Electrical Design Engineer
Long Beach, California, United States
OnsiteFull Time
SpinLaunch
SpinLaunch: Develops kinetic launch systems and broadband satellite constellations.
1+ YOEBachelor's in electrical engineering; startup environment; schematic capture and PCB layout; 1+ year hardware design; strong communication.
EDA tools, FPGAs, MCUs, Ethernet, I2C, SPI, ADCs, DACs, DC-DC converters, PCB design, RF
1mo
Save
Mark Applied
Hide
Digital Design Principal Engineer/Manager
Irvine, California, United States
$190k-$225k/yr OnsiteFull Time
InnoPhase
InnoPhase: Designing energy-efficient semiconductor solutions for 5G cellular networks.
20+ YOE20+ years FPGA/SoC development with leadership experience; MS in Electrical Engineering; deep Verilog/SystemVerilog expertise; FPGA/ASIC implementation and packet processing experience; scripting in C/C++, Perl, Tcl, Python.
Verilog, SystemVerilog, AMD (Xilinx Vivado), C, C++, Perl, Tcl, Python, Claude Code, Copilot
1w
Save
Mark Applied
Hide
Electronic Design Engineer, Principal
Morrisville or Long Beach
OnsiteFull Time
MACOM
MACOMNASDAQ: MTSI: Designs and manufactures semiconductor products for communications infrastructure.
10+ YOEBachelor's degree in electrical engineering or equivalent, 10+ years of applicable experience, mixed-signal circuit design, analog and digital controls, power supplies, interfaces, simulation tools, and lab testing experience.
ADS, LTspice, Microwave Office, I2C, CAN, SPI, CPLD, FPGA, RSU
2mo
Save
Mark Applied
Hide
Senior Staff Digital Design Engineer
Irvine, California, United States
$136k-$201k/yr OnsiteFull Time
Marvell
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
Bachelor's degree in EE/CE/CS, RTL development with Verilog/SystemVerilog, synthesis/timing/CDC/low-power checks, debug via simulation/emulation/FPGA/silicon, verification/UVM preferred, mentoring and sub-circuit ownership experience.
Verilog, SystemVerilog, UVM, FPGA