2mo
Save
Mark Applied
Hide
Senior FPGA Engineer, LEO Payload FPGA
Sunnyvale, California, United States
$183k-$248k/yr OnsiteFull Time
7+ YOEBachelor's in Electrical Engineering, 7+ years FPGA/System Verilog experience, proficiency with ASIC/FPGA tools, Python test scripting, Xilinx/AMD/Altera FPGAs, RTL/uArchitecture, timing and power optimization, simulation and validation.
System Verilog, Python, Xilinx, AMD, Altera, uArchitecture, RTL, Cocotb, AXI4, AXI Streaming, SerDes, Interlaken, 50G/100G Ethernet
2mo
Save
Mark Applied
Hide
FPGA / VLSI Engineer
Saratoga, California, United States
$120k-$220k/yr OnsiteFull Time
Design and verify RTL/FPGA, perform FPGA prototyping, and system integration for ASIC/SoC platforms; strong SystemVerilog/Verilog; experience with UVM; VHDL is a plus.
SystemVerilog, Verilog, UVM, VHDL, FPGA, SoC
2w
Save
Mark Applied
Hide
FPGA Engineer: Physical AI & Robotics
San Jose or Austin
HybridFull Time
Experienced FPGA/Adaptive SoC engineer with FPGA RTL and embedded software skills, familiarity with Verilog/SystemVerilog/VHDL, C/C++, Embedded Linux/Yocto, hardware debugging, and ability to work with customers on Physical AI solutions.
AMD Vivado, Vitis, Vitis HLS, Yocto, Verilog, SystemVerilog, VHDL, C, C++, PCIe, Ethernet, DisplayPort, MIPI CSI/DSI, USB, CAN, SPI, I2C, UART, GPIO, ROS 2, Git, JTAG, oscilloscope, protocol analyzer, logic analyzer
1mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Redwood City, California, United States
$150k-$250k/yr OnsiteFull Time
5+ YOEBachelors in ECE or related, 5+ years FPGA design experience, Xilinx tool experience, embedded C/C++, Python, experience with Zynq UltraScale+ MPSoC and Linux embedded systems; U.S. authorization required under ITAR.
Zynq UltraScale+ MPSoC, Xilinx FPGA design tools, C/C++, Python, PetaLinux, Yocto, Linux, Google Meet
3w
Save
Mark Applied
Hide
Sr. FPGA Engineer, Certification
Mountain View, California, United States
$215k-$300k/yr OnsiteFull Time
10+ YOEBachelor's in EE/CE (or equivalent), 10+ years aviation electronics hardware development, DO-254 level A/B FPGA certification experience, FPGA design/verification, tool qualification, FAA/DER coordination, US export-control compliance.
3mo
Save
Mark Applied
Hide
FPGA Engineer (CA, San Jose)
San Jose, California, United States
HybridFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Experience in FPGA design and verification, proficiency in RTL/C/C++, Python; familiarity with VHDL/Verilog, hardware security, IP core development, and FPGA tools.
C, C++, Python, VHDL, Verilog, Tcl, Vivado, GHDL, Questa, Quartus Prime, Xilinx, Altera, Versal, Stratix, Avalon, AXI, ACE, IP cores, cocotb, pyuvm
1mo
Save
Mark Applied
Hide
FPGA Silicon Validation Engineer
San Jose, California, United States
$106k-$154k/yr OnsiteFull Time
3+ YOEBachelor's degree in electrical engineering (or related) plus 3 years' industry experience; FPGA architecture knowledge; experience with C and Python preferred; hands-on debug with oscilloscopes and power supplies; internship/work experience preferred.
FPGA, RTL, C, Python, oscilloscope, power supply
2mo
Save
Mark Applied
Hide
Sr. FPGA Design Engineer
Milpitas, California, United States
$141k-$240k/yr OnsiteFull Time
3+ YOEExperience designing complex FPGA firmware; proficient with Xilinx/Intel FPGAs; HDL Verilog/SystemVerilog; FPGA tools (Vivado, VCS/Modelsim); timing analysis; knowledge of PCIe, DDR4, 10G, SPI, I2C; collaboration with hardware and software teams.
VCS, Modelsim, Vivado, Verilog, SystemVerilog, PCIe, Aurora, DDR4, 10G, SPI, I2C, embedded Linux
2w
Save
Mark Applied
Hide
Senior FPGA Modem Engineer
Mountain View or San Diego
$190k-$280k/yr OnsiteFull Time
10+ YOE10+ years designing and implementing FPGA-based wireless modem solutions; proficiency in HDL, verification, FPGA toolchains, lab debugging, and embedded SW/HW integration.
SystemVerilog, Verilog, VHDL, SystemVerilog/UVM, Cocotb, AMD Vivado, Linux, Git, C, C++, Python
1w
Save
Mark Applied
Hide
Staff FPGA Engineer (Future Forward)
Sunnyvale, California, United States
$213k-$307k/yr OnsiteFull Time
8+ YOEExpertise in Verilog/SystemVerilog and FPGA design, experience with Vivado/QuestaSim/Chipscope, scripting (Python,Tcl,Perl,Shell), version control (Git,SVN), C/C++, MATLAB, and strong communication skills.
Verilog, SystemVerilog, Vivado, QuestaSim, Chipscope, Python, Tcl, Perl, Shell, Git, SVN, C, C++, MATLAB
2mo
Save
Mark Applied
Hide
Senior FPGA Design Engineer
San Jose, California, United States
$150k-$200k/yr OnsiteFull Time
5+ YOEStrong RTL FPGA design experience with Vivado and Protocompiler; FPGA/IP integration; 5+ years; PCIe/USB/Ethernet; BS/MS in EE/EECS/CS; English.
Vivado, Protocompiler, IP Integration, PCIe, USB, Ethernet, SPI
2mo
Save
Mark Applied
Hide
Senior FPGA Prototyping Platform Engineer
Santa Clara, California, United States
$168k-$311k/yr OnsiteFull Time
7+ YOEBS in Electrical/Computer Engineering with 7+ years FPGA prototyping or MS with 5+ years; strong FPGA prototyping, lab, and debugging skills.
Synopsys Protocompiler, Xilinx Vivado, ChipScope, Oscilloscopes, Logic Analyzers, Protocol Analyzers
2w
Save
Mark Applied
Hide
FPGA Software
San Carlos, California, United States
$150k-$200k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE,5+ years FPGA/RTL design experience,proficiency in SystemVerilog/Verilog,Vivado/Vitis/Petalinux,ARM SoC platforms,DDR/DMA design,C/C++/Python for bring-up.
SystemVerilog, Verilog, Zynq UltraScale+, Versal, Cyclone 10, Vivado, Vitis, Petalinux, Quartus, Questa, ModelSim, Xcelium, Verilator, UVM, C, C++, Python, TCL, OpenBMC, Redfish, IPMI
1mo
Save
Mark Applied
Hide
Sr FPGA Design Engineer
Santa Clara, California, United States
OnsiteFull Time
8+ YOEBSEE or MSEE in EE/CE or related, 8+ years FPGA and embedded hardware development, strong Verilog/SystemVerilog/VHDL skills, experience with AMD/Xilinx/Intel/Altera/Lattice/Microchip platforms, PCB/PCBA and production experience, US work authorization required.
Verilog, SystemVerilog, VHDL, AMD/Xilinx, Intel/Altera, Lattice, Microchip, PCIe, Ethernet, USB, SPI, I2C, UART, CAN, DDR, DSP, Altium, Cadence Allegro, OrCAD, PCB, PCBA, DFM, DFT, EMC, EMI
2mo
Save
Mark Applied
Hide
Sensing & Imaging FPGA Engineer
Cupertino, California, United States
OnsiteFull Time
Develop design solutions and early-stage hardware systems integrating cameras and non-vision sensors for consumer devices; collaborate in cross-functional engineering teams.
1mo
Save
Mark Applied
Hide
FPGA Engineer Engineer (eInfochips)
San Jose or Austin
OnsiteFull Time
9+ YOE9+ years experience; proficient in Verilog/System Verilog, EDA tools (VCS, VCLP, Spyglass Lint, Questa CDC, Fusion Compiler, Design Compiler, Genus), IPXACT, UPF, PCIe/AXI/APB, ARM fabric; scripting with Python/Tcl/Perl; timing signoff and clock-crossing expertise.
Verilog, System Verilog, Python, Tcl, Perl, VCS, VCLP, Spyglass Lint, Questa CDC, Fusion Compiler, Design Compiler, Genus, IPXACT, UPF
3w
Save
Mark Applied
Hide
Senior FPGA Design Engineer,( Nextest, San Jose, CA)
San Jose, California, United States
$170k-$273k/yr OnsiteFull Time
8+ YOEB.S. or M.S. in Electrical Engineering, 8+ years relevant experience, RTL/Verilog, FPGA transceiver and timing experience, C/C++, EM/FPGA tool flow familiarity, lab equipment experience.
C, C++, Linux, Windows, Verilog HDL, Intel FPGA tool flows, Xilinx FPGA tool flows, UVM, ATE
2mo
Save
Mark Applied
Hide
ASIC/FPGA Verification Engineer III
Denver or Highlands Ranch or King of Prussia or Sunnyvale
$101k-$178k/yr OnsiteFull Time
3+ YOEB.S. in Electrical Engineering or equivalent, 3+ years professional ASIC/FPGA verification experience, SystemVerilog and UVM/OVM/VMM proficiency, HDL and scripting experience, ability to obtain/maintain DoD Secret clearance (US citizenship required).
SystemVerilog, Universal Verification Methodology (UVM), OVM, VMM, VHDL, Verilog, Linux, Perl, TCL, Python
3w
Save
Mark Applied
Hide
Hardware Engineer - FPGA
Milpitas or San Francisco
$152k-$222k/yr OnsiteFull Time
7+ YOEExperienced FPGA/ASIC engineer with RTL (Verilog/SystemVerilog) skills, FPGA tool experience, 7+ years (BS) or 4+ years (MS), verification experience (UVM/VMM) preferred.
Verilog, SystemVerilog, UVM, VMM
2w
Save
Mark Applied
Hide
Senior FPGA RF Signal Processing Engineer
Mountain View, California, United States
$138k-$190k/yr HybridFull Time
5+ YOEBS/MS in EE/CE or related,5+ years FPGA RF DSP experience,expertise in Verilog/System Verilog/VHDL,ability to obtain security clearance,proficiency with Python and embedded C/C++/Rust preferred.
Verilog, System Verilog, VHDL, Python, C, C++, Rust, ARM, Git, JTAG, GDB
Explore Jobs