HiringCafe
Join our community

50 ir engineer jobs at 26 companies in Salinas, CA

3mo
Save
Mark Applied
Hide
Senior EM/IR Engineer
Saratoga, California, United States
$120k-$220k/yr OnsiteFull Time
E-Space
E-Space: Builds sustainable LEO satellite networks for global IoT connectivity
8+ YOE8+ years EM/IR analysis for complex ASICs/SoCs; power integrity; PDN design and sign-off; Verilog/SystemVerilog/UVM; scripting (Python/Tcl); experience with Cadence Voltus and Synopsys RedHawk.
Cadence Voltus, Synopsys RedHawk, Verilog, SystemVerilog, UVM, VHDL, Tcl, Python
Job PostingView all
10h
Save
Mark Applied
Hide
Software Engineer, IR Data Products
San Jose, California, United States
$156k-$186k/yr HybridFull Time
Muon Space
Muon Space: Designs, builds, and operates low Earth orbit satellite constellations.
3+ YOEBS, MS, PhD, or equivalent experience; 3–5+ years relevant experience; strong Python skills; AWS or cloud infrastructure, containerized deployment, scalable data systems, and interdisciplinary collaboration.
Python, AWS, XArray, COG, GeoTIFF, NetCDF, GDAL, Zarr, Flyte, Airflow, Terraform
Job PostingView all
3mo
Save
Mark Applied
Hide
Application Engineer IV
Santa Clara, California, United States
$147k-$203k/yr OnsiteFull Time
Applied Materials
Applied MaterialsNASDAQ: AMAT: Manufacturers of equipment for semiconductor and display production.
5+ YOEMS or higher in engineering or science, 5+ years relevant metrology experience, expertise in optical/X-ray/SIMS/AFM techniques, data analysis skills, ability to lead complex projects and support global teams.
Scatterometry, UV-visible, IR, XRF, XPS, HR-XRD, SIMS, TXRF-VPD, VPD-ICPMS, Nano-indentation, AFM, Photoacoustic
Job PostingView all
1mo
Save
Mark Applied
Hide
EMIR Engineer, Annapurna Labs - Cloud Scale Machine Learning
Austin or Cupertino
$136k-$213k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
Experienced EM/IR engineer for SoC EMIR sign-off, power-grid design and analysis, EMIR flow setup, cross-domain IR analysis (die/package/board), EDA tool collaboration, and post-silicon correlation.
SystemVerilog, Make, FusionCompiler, Innovus, PrimePower, PrimeTime, ARM
Job PostingView all
2mo
Save
Mark Applied
Hide
Staff Analog Layout Engineer
San Jose or Hsinchu
OnsiteFull Time
Neurophos
Neurophos: Develops high-performance photonic processors for AI inference acceleration.
3+ YOESenior/Staff level IC layout engineer with 3-8+ years in deep-submicron analog/RF layouts; strong EDA/tool experience and EM/IR knowledge.
Cadence Virtuoso, Synopsys Custom Compiler, Mentor Calibre, Siemens ICV
Job PostingView all
1mo
Save
Mark Applied
Hide
ASIC Design Engineer
Santa Clara, California, United States
$116k-$190k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
3+ YOEMS in Electrical or Computer Engineering (or equivalent), 3+ years experience, strong background in advanced submicron process issues, standard cell and custom ROM design, SPICE and DRC/LVS experience, EM/IR and variation simulations, and scripting (Perl, Tcl, Make).
SPICE, EM/IR, DRC/LVS, Perl, Tcl, Make, RTL
Job PostingView all
1mo
Save
Mark Applied
Hide
Principal Design Engineer
San Jose or Cary
$137k-$254k/yr OnsiteFull Time
Cadence Design Systems
Cadence Design SystemsNASDAQ: CDNS: Develops computational software and hardware for electronic system design.
1+ YOEBS/MS/PhD in Electrical Engineering with 7/5/1+ years respectively; experience with Cadence Innovus/Tempus/QRC/Voltus/Pegasus and Palladium/Protium; Linux and Shell/Perl/TCL scripting; RTL synthesis, floorplanning, timing closure, IR drop, and industry interfaces (PCIe, DDR, LPDDR, SRAM, UCIe).
Innovus, Tempus, QRC, Voltus, Pegasus, Palladium, Protium, Linux, Shell, Perl, TCL
Job PostingView all
3w
Save
Mark Applied
Hide
PD Engineer
Santa Clara, California, United States
$107k-$161k/yr OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
2+ YOE2+ years physical design experience with floorplanning, place-and-route, timing closure, ECOs, IR drop and physical/formal verification; scripting in Python, PERL, TCL; Linux/Unix shell; Bachelor's degree required.
Cadence Innovus, Synopsys Fusion Compiler, Synopsys PTSI, Python, PERL, TCL, Linux/Unix shell
Job PostingView all
1w
Save
Mark Applied
Hide
Staff GenAI Engineer - Early PDN Modeling
San Jose, California, United States
$170k-$290k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
5+ YOEBachelor's in EE/CE/CS,5+ years in power integrity/PDN/circuit/physical/package/EDA workflows,production-quality Python coding,ML/AI applied to engineering workflows,understanding of PDN and IR drop analysis.
Python
Job PostingView all
1mo
Save
Mark Applied
Hide
Physical IC Design Engineer
San Jose, California, United States
$144k-$230k/yr OnsiteFull Time
Broadcom
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
12+ YOE12+ years experience in full physical design cycle (RTL to tape-out). Bachelor’s in Electrical/Electronics Engineering, Tcl/Perl scripting, proficiency with EDA tools, timing closure, EM/IR analysis, and strong communication skills.
Tcl, Perl, EDA Tools
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior DFX Power Methodology Engineer
Santa Clara, California, United States
$196k-$368k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
6+ YOEEngineering degree or equivalent experience with 6+–12+ years in DFT/power; strong knowledge of DFT, VLSI power/timing/voltage noise; experience with power/thermal/IR drop analysis, post-silicon debug, AI/ML for EDA, and statistical data analysis.
Power Analysis, Thermal Analysis, IR Drop tools, Applied ML, Gen AI, statistical tools, RTL, STA, place-n-route, ATE, SLT
Job PostingView all
1w
Save
Mark Applied
Hide
Power Integrity Engineer
San Jose, California, United States
OnsiteFull Time
Etched
Etched: Designs specialized AI chips optimized for transformer architectures.
5+ YOEB.S./M.S. in EE,5+ years PI experience on high-current/high-performance designs, proficiency with PI EDA tools, DC IR-drop and AC impedance analysis, VRM and PCB stack-up knowledge.
Cadence Allegro, Sigrity PowerDC, PowerSI, OptimizePI, Ansys SIwave, Python, MATLAB
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior Software Engineer - Static Analysis
San Jose, California, United States
RemoteFull Time
Kai Cyber
Kai Cyber: Agentic AI platform for autonomous enterprise cybersecurity operations.
7+ YOE7+ years software engineering (4+ in static/program analysis or compiler infrastructure); deep knowledge of control/data-flow, call graph construction, inter-procedural and taint/reachability analysis; strong Java/Go/C++ skills; IR/bytecode/AST experience; technical ownership.
Java, Go, C++, LLVM, MLIR, SSA, IR, bytecode, ASTs, CI/CD
Job PostingView all
1mo
Save
Mark Applied
Hide
Physical Design Engineer
San Jose, California, United States
$150k-$250k/yr OnsiteFull Time
Fortell
Fortell: AI-powered hearing aids providing enhanced speech clarity.
7+ YOE7+ years physical design experience (synthesis, PnR, STA, timing convergence, physical verification); Bachelor's in EE/CE/CS or equivalent experience; proficiency with Innovus, Tempus, Quantus, TCL; experience with EM/IR, PDN, LEC and sub-7nm/SoC design.
Innovus, Tempus, Quantus, TCL, Cadence, Synopsys
Job PostingView all
1mo
Save
Mark Applied
Hide
Power Integrity Engineer-Silicon
San Jose, California, United States
OnsiteFull Time
Lumilens
Lumilens: Designs photonic interconnects for AI supercomputing infrastructure.
7+ YOE10+ years PI experience with bachelor’s (or 7+ with advanced degree); deep power integrity expertise for 2.5D/3D packaging, PDN design, transient/EM/IR analysis, simulation tool proficiency, and cross-functional leadership.
Ansys SIwave, HFSS, Cadence Sigrity, Apache RedHawk, Voltus, Keysight ADS
Job PostingView all
1mo
Save
Mark Applied
Hide
Laser Safety Design Engineer - Camera Hardware
Cupertino, California, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Design and develop camera and sensing hardware including visible and IR illumination and sensors; collaborate across teams to research, test, and qualify imaging and optical sensing technologies.
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior Compiler Engineer, GPU Code Object Rewriting & Tooling
San Jose, California, United States
$179k-$306k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
Expertise in GPU microarchitecture and performance modeling, strong C++ systems programming, compiler/IR experience, simulation and profiler validation, technical leadership, and preferred advanced degree in CS/CE/EE or equivalent experience.
C++, AMDGPU, GCN, RDNA, CDNA, ROCm, HIP, HSA, AMDGPU LLVM backend, ROCprof, ROCm Compute Profiler, Nsight Compute, LLVM, MLIR, GCC, LLVM MC, ELF, DWARF
Job PostingView all
2w
Save
Mark Applied
Hide
Tech Lead Physical Design Engineer, Power Integrity
San Jose, California, United States
$160k-$200k/yr OnsiteFull Time
Astera Labs
Astera LabsNASDAQ: ALAB: Designs connectivity solutions for cloud and AI infrastructure.
5+ YOE5+ years IR drop and electromigration (EMIR) power-integrity experience for advanced-node SoCs, bachelor's in EE/CE, proficiency with Voltus/RedHawk-SC/PrimeTime PX, and scripting in Tcl/Python/Perl.
Cadence Voltus, Synopsys RedHawk-SC, PrimeTime PX, Tcl, Python, Perl, COSMOS, CXL®, Ethernet, NVLink, PCIe®, UALink™
Job PostingView all
2mo
Save
Mark Applied
Hide
Staff Compiler Engineer - PyTorch + Kernel DSLPLATE
San Jose, California, United States
$163k-$253k/yr OnsiteFull Time
Samsung Semiconductor
Samsung SemiconductorKorea Exchange: 005930: Designs and manufactures memory chips, processors, and sensors.
10+ YOEBS with 10+ yrs, MS with 8+ yrs, or PhD with 5+ yrs; experience in Triton/Helion/MLIR/XLA/TVM/Inductor/IREE/CUTLASS; kernel DSL/IR design; MLIR; PyTorch backends; kernel autotuning; HPC/NUMA; open-source contributions.
Triton, Helion, MLIR, XLA, TVM, Inductor, IREE, CUTLASS, PyTorch, LLVM/MLIR
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior Power Integrity (PI) Analysis Engineer
San Jose or Austin
$152k-$255k/yr OnsiteFull Time
MediaTek
MediaTekTaiwan Stock Exchange: 2454: Designs and develops system-on-chip solutions for electronic devices.
5+ YOEBachelor's in EE/CE, 5+ years PI experience on advanced nodes (sub-7nm), expertise in IR-drop analysis, hierarchical multi-voltage PI, CPF/UPF, and strong scripting skills.
Cadence Voltus, Synopsys RedHawk-SC, Tcl, Python, Perl
Job PostingView all

Explore Jobs

Expand Your Job Search