2mo
Save
Mark Applied
Hide
Sr. RTL Design Engineer (Silicon Engineering)
Austin or Irvine or Redmond or Sunnyvale
$170k-$235k/yr OnsiteFull Time
5+ YOEBachelor’s in electrical/computer engineering or computer science; 5+ years of RTL implementation experience.
Verilog, SystemVerilog, Python, EDA tools, HDL simulators, HDL Lint
2w
Save
Mark Applied
Hide
Principal PCIe Subsystem RTL lead
San Jose or Santa Clara or Austin or Seattle or Boston
HybridFull Time
10+ YOE10+ years digital IC design experience with 4+ years PCIe subsystem design/integration, strong SystemVerilog RTL skills, experience integrating PCIe controller/SerDes PHY, multi-clock-domain design, and ability to lead architectural work.
SystemVerilog, UVM, PCIe, CXL, SerDes
1mo
Save
Mark Applied
Hide
Senior DFT Engineer
Seattle, Washington, United States
$170k-$250k/yr OnsiteFull Time
7+ YOEB.S./M.S. in EE or related, 7+ years DFT experience for complex SoCs, RTL DFT insertion, ATPG and pattern generation, MBIST/LBIST, scan architectures, low-power DFT, mixed-signal test methods, and strong RTL/gate/silicon debugging.
ATPG, MBIST, LBIST, RTL, IEEE 1149.x (JTAG)
2mo
Save
Mark Applied
Hide
SLD FPGA Verification Engineer III - Lunar Permanence
Seattle or Space Coast
$131k-$183k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
5+ YOEBS/MS in Electrical or Computer Engineering; 5+ years FPGA/ASIC verification; RTL simulation tools; UVM; testbench development; DO-254 knowledge a plus.
QuestaSim, ModelSim, SystemVerilog, UVM, RTL, DO-254
2mo
Save
Mark Applied
Hide
FPGA Engineer (WA, Seattle)
Seattle, Washington, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Designing and maintaining FPGA IP cores and FPGA-based systems for hardware security; RTL/C/C++, Python, VHDL/Verilog, Vivado; surveillance clearance eligibility; travel up to 10%.
RTL, C/C++, Python, VHDL, Verilog, Tcl, Vivado, GHDL, Questa, Quartus Prime, Zynq, Agilex, AXI, ACE, Avalon, cocotb, pyuvm
2w
Save
Mark Applied
Hide
Distinguished Engineer - Memory Architecture
Santa Clara or Austin or Redmond
$320k-$489k/yr OnsiteFull Time
18+ YOE18+ years industry/academic experience, advanced degree or equivalent experience in EE/CE/CS, expertise in memory architecture, RTL and ML-aware modeling, leadership and IP generation.
RTL, DRAM, SRAM, ML
1d
Save
Mark Applied
Hide
Principal Subsystem Engineer (Design or DV)
Mountain View or Redmond or Raleigh
$143k-$275k/yr HybridFull Time
8+ YOEBachelor's degree or equivalent experience with 8+ years engineering experience; expertise in digital RTL design or DV, RTL debugging, verification methodology, and cross-team leadership; ability to pass Microsoft cloud background checks.
Verilog, System Verilog, Universal Verification Methodology (UVM), C++, Python, Perl
1mo
Save
Mark Applied
Hide
FPGA Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Verilog, SystemVerilog, AXI4, AXI4-Lite, AXI4-Stream, Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP, UDP, IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins
1mo
Save
Mark Applied
Hide
ASIC Engineering Technical Leader - CDC
San Jose or Austin or Seattle
$184k-$264k/yr HybridFull Time
8+ YOEExpertise in RTL development, CDC/RDC methodology, and static glitch analysis; 6–8+ years related experience (varies by degree); experience maintaining CDC/RDC flows and signing off constraints and waivers.
RTL, SDC, VCS, SystemVerilog Assertions (SVA)
1mo
Save
Mark Applied
Hide
Member of Technical Staff - Low Level & Kernels Capabilities
San Francisco or Toronto or Seattle
$200k-$350k/yr OnsiteFull Time
Experienced low-level systems engineer fluent in C/C++/CUDA and Python, kernel and kernel-optimization experience, hardware-aware coding, familiarity with LLMs, and ability to design robust, ungameable RL environments.
C, C++, CUDA, Python, assembly, cuBLAS, FFTW, OpenSSL, FPGA, RISC-V, SIMD, AVX, TPU, RTL, HDL, HLS, MLIR, LLVM, Mojo, Triton, gem5, Lean, Coq, SMT
Explore Jobs