19 rtl engineer jobs at 10 companies in Orange, MA
1mo
Save
Mark Applied
Hide
Interconnect Micro-architect/RTL Design Engineer
Austin or Boxborough
$156k-$268k/yr HybridFull Time
Experienced RTL design engineer with strong Verilog/System Verilog skills, knowledge of C/C++ and scripting (Perl or Python), digital/high-speed design understanding, and experience with multi-processor coherency, DFT-friendly RTL and post-silicon debug.
Verilog, System Verilog, C, C++, Perl, Python, x86, ARM
1mo
Save
Mark Applied
Hide
Senior RTL Design Engineer – DDR/LPDDR Memory Controller
Austin or Boxborough or Vancouver
HybridFull Time
Experience in digital design, Verilog/SystemVerilog, scripting (Python/Perl/Tcl), EDA tool flows, and DDR/LPDDR memory systems; bachelor’s or master’s in related field and strong communication and problem-solving skills.
Verilog, SystemVerilog, Python, Perl, Tcl, EDA tools
2w
Save
Mark Applied
Hide
Electrical Engineer
Marlborough, Massachusetts, United States
$75k-$99k/yr OnsiteFull Time
1+ YOEBS/MS in Electrical or Computer Engineering,1-4 years EE experience,schematic design and FPGA RTL with Verilog,OrCAD proficiency,technical writing and strong communication skills.
OrCAD, Verilog, ModelSim, Quartus, Git, SVN, oscilloscope, logic analyzer, frequency generator
2mo
Save
Mark Applied
Hide
Modem HW Design Verification Engineer – AI Driven Next Gen Modem Hardware Development
San Diego or Santa Clara or Boxborough
$128k-$192k/yr OnsiteFull Time
1+ YOEDegree in computer/electrical engineering or related field (BS/MS/PhD) with 1+ years (MS) or 2+ years (BS) engineering experience. Experience in verification planning, SystemVerilog/UVM, RTL languages, C/C++, Python/Perl, Unix/Linux scripting, and GenAI/ML-assisted verification preferred.
SystemVerilog, UVM, OVM, Verilog, VHDL, C, C++, SystemC, Python, Perl, Unix/Linux shell scripting, Makefiles, XML, RTL
1w
Save
Mark Applied
Hide
Electrical Design Engineer
Marlborough, Massachusetts, United States
$75k-$99k/yr OnsiteFull Time
1+ YOEBS or MS in Electrical/Computer Engineering, 1+ years electrical engineering experience, schematic design and FPGA/RTL with Verilog, proficiency with OrCAD and lab bring-up tools, strong communication and technical writing.
OrCAD, FPGA, Verilog, ModelSim, Quartus, I2C, SPI, QSPI, Ethernet, oscilloscopes, logic analyzers, frequency generators, Git, SVN
1mo
Save
Mark Applied
Hide
Sr. FPGA Engineer
Marlborough, Massachusetts, United States
OnsiteFull Time
5+ YOEBachelor's in Engineering required (Master's preferred), 5+ years FPGA RTL experience with Verilog/SystemVerilog, 3+ years software development (C/C++/C#/Python), experience with QuestaSim, Vivado, Quartus, Git/CI-CD, ARM/Linux integration; MATLAB/DSP desirable.
Verilog, SystemVerilog, C, C++, C#, Python, QuestaSim, Vivado, Quartus, MATLAB, ARM, Linux, Git, CI/CD
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in Electrical or Computer Engineering; 5+ years hardware verification with SystemVerilog/UVM; RTL verification; strong SystemVerilog/UVM; experience with industry EDA tools; US citizenship and active Secret clearance; willingness to travel up to 10%
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, Python, TCL
1mo
Save
Mark Applied
Hide
Principal FPGA Digital Design Engineer - Sign-on Bonus
Nashua, New Hampshire, United States
OnsiteFull Time
6+ YOESecret-clearable engineer with 6+ years FPGA/ASIC experience, VHDL/Verilog RTL coding, timing closure, lab debug, familiarity with high-speed interfaces and revision control.
VHDL, Verilog, Xilinx Vivado, Intel/Altera Quartus, ChipScope, SignalTap, ILA, Modelsim, Questa, GIT, CVS, Clearcase, Subversion, Perl, Tcl, Python, shell, Matlab, Simulink, UVM, SystemVerilog, C, C++
1mo
Save
Mark Applied
Hide
Principal FPGA Engineer
Ashburn or Boston or Nashua or Tewksbury
$144k-$192k/yr OnsiteFull Time
10+ YOEBachelor's in EE/CE, 10+ years FPGA hardware development, strong RTL skills (SystemVerilog/Verilog/VHDL), FPGA toolflow experience, lab test/debug proficiency, mentorship/leadership experience, US citizenship required; active security clearance preferred.
ModelSim, Questa, Xilinx ISE, Vivado, Vivado IP Integrator, SystemVerilog, Verilog, VHDL, Zynq MPSoC, Versal Adaptive SoC, UltraScale+, Microchip Libero SoC, Intel Quartus, ChipScope, TCL, oscilloscopes, logic analyzers
3mo
Save
Mark Applied
Hide
Modem HW Design Engineer – AI Driven Next Gen Modem Hardware Development
San Diego or Santa Clara or Boxborough
$104k-$192k/yr OnsiteFull Time
1+ YOEBachelor's in engineering or related; 1+ year industry/programming experience; RTL/Verilog/System Verilog and modem development experience; familiarity with synthesis, verification, Unix/Linux shell scripting, Python/Perl.
C, C++, Python, Verilog, System Verilog, Unix/Linux shell scripting, Perl, Makefiles, XML
1w
Save
Mark Applied
Hide
Staff Engineer, Digital Design Engineering
Chelmsford, Massachusetts, United States
$135k-$202k/yr OnsiteFull Time
8+ YOEExpertise in FPGA/ASIC RTL and schematic capture, board-level design, high-speed interfaces, Verilog/VHDL, simulation, and collaboration; U.S. citizenship and ability to obtain Secret clearance required; preferred 8+ years digital design experience.
Verilog, VHDL, 100 GigE, Aurora, PCIe, Allegro, PADS, C#, Python, C/C++, TCL
1mo
Save
Mark Applied
Hide
Senior ASIC Hardware Design Engineer
Westford, Massachusetts, United States
$136k-$265k/yr OnsiteFull Time
5+ YOEBachelor's or Master's in EE/CE/CS (or equivalent) with 5+ years industry experience; strong Verilog/SystemVerilog and RTL/microarchitecture experience; scripting in Perl or Python; understanding of physical implementation and VLSI.
Verilog, SystemVerilog, Perl, Python
1mo
Save
Mark Applied
Hide
Senior ASIC Hardware Design Engineer
Westford, Massachusetts, United States
$136k-$265k/yr OnsiteFull Time
5+ YOEBachelors in EE/CE/CS (or equivalent) and 5+ years experience; strong Verilog/SystemVerilog skills, RTL/micro-architecture experience, Python/Perl scripting, understanding of physical implementation and VLSI.
Verilog, SystemVerilog, Perl, Python
3mo
Save
Mark Applied
Hide
Senior FPGA Design Engineer
Manchester or Nashua
$97k-$165k/yr OnsiteFull Time
4+ YOEU.S. person required and able to obtain Secret clearance; typically Bachelor's degree with 4+ years relevant experience; FPGA/ASIC design, RTL coding (VHDL/Verilog), synthesis, timing closure, lab debug, and familiarity with high-speed interfaces and revision control.
FPGA, VHDL, Verilog HDL, Xilinx Vivado, Intel/Altera Quartus, Modelsim, Questa, GIT, CVS, Clearcase, Subversion, Perl, Tcl, Python, shell, SERDES, PCIe, DDR2/3/4, LVDS
2w
Save
Mark Applied
Hide
Senior Staff Engineer, Design Verification
Westborough, Massachusetts, United States
$151k-$223k/yr OnsiteFull Time
3+ YOEBachelor's with 5+ years or Master's/PhD with 3+ years in digital design/verification; expertise in UVM, constrained-random verification, SVA, RTL debug; C/C++ and scripting (Python/Perl); Linux experience.
UVM, SystemVerilog, SystemVerilog Assertions (SVA), C, C++, Python, Perl, Linux
1mo
Save
Mark Applied
Hide
Firmware Memory Engineer
Austin or Boxborough
$156k-$268k/yr HybridFull Time
Design and develop pre/post-silicon firmware for high-speed LPDDR/DDR and inter-chip IO PHYs; post-silicon firmware on real hardware required; strong C/C++, scripting (Python), Verilog/SystemVerilog, lab instrumentation and debugging skills; bachelor's in EE/CE preferred.
C, C++, Python, Verilog, SystemVerilog, RTL, ATE, SERDES, DDR, LPDDR, oscilloscope, logic analyzer
2mo
Save
Mark Applied
Hide
Senior Formal Verification Engineer
Santa Clara or Austin or Westford or Hillsboro
$168k-$311k/yr HybridFull Time
7+ YOE7+ years experience with formal verification, strong knowledge of Verilog/System Verilog, temporal logic assertions, abstraction techniques, scripting in TCL/Perl/Python, and solid understanding of CPU/GPU architectures.
Verilog, System Verilog, temporal logic assertions, TCL, Perl, Python, Jasper Gold, VC Formal, RTL
2mo
Save
Mark Applied
Hide
Senior Staff Engineer, Digital IC Design
Westborough, Massachusetts, United States
$151k-$223k/yr OnsiteFull Time
5+ YOEBachelor's in CS/EE (or advanced degree) with 5+ years' related experience; strong micro-architecture, RTL coding and functional verification skills; proficient in Verilog/VHDL; Perl/Python/Tcl a plus; strong teamwork and problem-solving.
Verilog, VHDL, Perl, Python, Tcl, EDA tools
6d
Save
Mark Applied
Hide
Silicon IP Program Manager
Sunnyvale or Austin or Boxborough or Oregon
$189k-$283k/yr OnsiteFull Time
10+ YOEBachelor's degree in electrical engineering or equivalent, 10+ years in semiconductors, technical program management, SoC/IP development, customer programs, semiconductor design flows, and cross-functional leadership.
RTL, SoC
Explore Jobs