3mo
Save
Mark Applied
Hide
Programmable Logic Design Engineer
Germantown or Carlsbad or Independence or Englewood
$156k-$246k/yr OnsiteContract
5+ YOEBachelor's degree in Electrical/Computer Engineering; 5-8 years FPGA design; SystemVerilog; RTL design for signal processing; FPGA modules; strong communication; distribution teamwork.
System Verilog, Verilog, VHDL, Xilinx Vivado, RTL design, FPGA design, Testbench development, Simulation
2mo
Save
Mark Applied
Hide
FPGA Engineer (VA, Reston )
Reston, Virginia, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Design, develop, test, and maintain FPGA IP cores and FPGA-based systems for hardware security; RTL/C/C++, Python, VHDL/Verilog; simulation, verification, system integration; verification tools and toolchains.
RTL, C/C++, Python, VHDL, Verilog, Tcl, Vivado, GHDL, Questa, Quartus Prime, Xilinx, Versal, Agilex, AXI, ACE, Avalon, IP core, cocotb, pyuvm
3mo
Save
Mark Applied
Hide
FPGA Development Engineer, Bespoke Solutions
Jessup or Arlington or Herndon
$136k-$184k/yr OnsiteFull Time
5+ YOEBachelor's degree in Electrical Engineering; 5+ years design/architecture experience; RTL coding with VHDL/SystemVerilog/Verilog; knowledge of IT hardware and networks; 5+ years FPGA RTL development.
VHDL, SystemVerilog, Verilog, Xilinx Ultrascale+, Versal ACAP, Intel Agilex, FPGA design
1d
Save
Mark Applied
Hide
FPGA Development Engineer, Bespoke Solutions
Jessup or Arlington or Herndon
$110k-$160k/yr OnsiteFull Time
3+ YOEBachelor's in electrical/related field,3+ years developing programmable logic (VHDL/System Verilog/Verilog),current US Top Secret/SCI clearance required,EMBedded/RTL debug and performance tradeoff experience.
VHDL, System Verilog, Verilog, RTL, Xilinx Ultrascale+ FPGAs, Versal ACAPs, Intel Agilex SOCs
1mo
Save
Mark Applied
Hide
Principal FPGA Engineer
Ashburn or Boston or Nashua or Tewksbury
$144k-$192k/yr OnsiteFull Time
10+ YOEBachelor's in EE/CE, 10+ years FPGA hardware development, strong RTL skills (SystemVerilog/Verilog/VHDL), FPGA toolflow experience, lab test/debug proficiency, mentorship/leadership experience, US citizenship required; active security clearance preferred.
ModelSim, Questa, Xilinx ISE, Vivado, Vivado IP Integrator, SystemVerilog, Verilog, VHDL, Zynq MPSoC, Versal Adaptive SoC, UltraScale+, Microchip Libero SoC, Intel Quartus, ChipScope, TCL, oscilloscopes, logic analyzers
2mo
Save
Mark Applied
Hide
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Dulles, Virginia, United States
$114k-$171k/yr OnsiteFull Time
5+ YOEBS with 5+ yrs or MS with 3+ yrs (Level 3) or PhD with 1+ yrs; SCI clearance; VHDL experience; FPGA design flow expertise; aerospace domain knowledge; leadership experience.
VHDL, RTL, Synthesis, Place and Route, Timing Analysis, Power Analysis, Vivado, QuestaSim, MATLAB, Simulink