Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
1+ YOEHands-on RTL design and SoC integration experience with SystemVerilog/Verilog, RTL-to-GDS flow knowledge, scripting (Python/TCL/Perl/Shell), and 1+ years related experience; BS/MS in EE/CE preferred.
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
2+ YOEBachelor’s or Master’s in Electrical/Computer Engineering with 2+ years experience; knowledge of RTL design, Verilog/SystemVerilog, and basic digital design.
EricssonNasdaq Stockholm: ERIC B: Global provider of telecommunications equipment and services.
10+ YOEBS/MS in EE/CS or similar with 10+ years experience; deep RTL/SystemVerilog/Verilog expertise; experience with RTL methodology, IP reuse, linting and static analysis (SpyGlass, VC Lint), frontend EDA flows, Python and CI/CD; strong communication.
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
Bachelor's in science/engineering required. Strong Python, Perl, Shell scripting; familiarity with SystemVerilog and RTL; experience with Git; experience in logic design, synthesis, timing and power analysis; strong communication and collaboration skills.
Python, Perl, Shell, SystemVerilog, RTL, Git, digital design simulator, design synthesis engine, power estimation engine
Quest Global: Global engineering services for product development and lifecycle management.
10+ YOE10+ years industry experience, Bachelor's/Master's in Electronics/Electrical Engineering, SOC project leadership, RTL design with VHDL/Verilog/SystemVerilog, strong digital design fundamentals, exposure to micro-processor integration and high-speed peripherals, Python familiarity.
EricssonNasdaq: ERIC: Manufactures telecommunications equipment and provides networking services.
10+ YOE10+ years experience with SystemVerilog/Verilog RTL design, RTL methodology and signoff (lint, CDC, static analysis), EDA simulators, IP reuse, UPF low-power flows, Python automation and CI/CD; BS/MS in EE/CS.
IC Enable: Specialized design and layout services for integrated circuits.
5+ YOE5+ years IC design experience; Verilog RTL design and verification experience; Cadence/Synopsys flows; AMS simulation, synthesis and APR; Bachelor's degree in Electrical Engineering; US work authorization (ITAR) required.
AmbiqNYSE: AMBQ: Develops energy-efficient semiconductors for edge AI devices.
8+ YOEBachelors in EE/CE (or higher),8+ years ASIC/SoC RTL design,strong Verilog/SystemVerilog skills,ARM/AMBA experience,front-end ASIC flow knowledge,experience with tapeout/silicon bring-up,and US work authorization.
San Jose or Santa Clara or Austin or Seattle or Boston
HybridFull Time
TylSemi: Building chiplet-native infrastructure for high-performance AI systems.
10+ YOE10+ years digital IC design experience with 4+ years PCIe subsystem design/integration, strong SystemVerilog RTL skills, experience integrating PCIe controller/SerDes PHY, multi-clock-domain design, and ability to lead architectural work.
Member of Technical Staff, Hardware, RTL Design Engineer
Palo Alto or Austin
$200k-$420k/yrOnsiteFull Time
River AI: Building user-controlled, personalized AI with integrated local hardware.
5+ YOEBachelor's in EE/CE and 5+ years industry experience with advanced process nodes (7nm or below); strong RTL, synthesis, physical design, and timing tool experience; expertise in computer architecture and silicon delivery.
Rush EnterprisesNASDAQ: RUSHA: Operates an integrated network of commercial vehicle dealerships.
3+ YOEHigh school diploma/GED, 3+ years clerical experience, detail-oriented, phone/customer handling, reservations and rental paperwork, vehicle inspection and file maintenance.