184 soc engineer jobs at 109 companies in Fairfax, CA
2w
Save
Mark Applied
Hide
Staff SoC RTL Engineer
Burlingame, California, United States
$175k-$230k/yr HybridFull Time
5+ YOEBS, MS, or Ph.D. in electrical or computer engineering; 5+ years of SoC/ASIC front-end design and integration; SystemVerilog or Verilog; computer architecture, low-power design, subsystem, and VCS experience.
SystemVerilog, Verilog, VCS, C++, FPGA
2mo
Save
Mark Applied
Hide
SOC Integration Engineer
Mountain View, California, United States
$120k-$600k/yr HybridFull Time
Proficiency in SystemVerilog and scripting (Python/Perl), experience integrating SoC subsystems, defining timing/clock/reset methodologies, synthesis/linting/timing validation, and familiarity with high-speed interconnects (UCIE) and emulation; must be authorized to work in the US.
SystemVerilog, Python, Perl, UCIE
2w
Save
Mark Applied
Hide
CPU SoC Verification Engineer
San Diego or Mountain View
$138k-$197k/yr OnsiteFull Time
4+ YOEBachelor's in EE/CE/CS or equivalent,4 years ARM SoC verification experience,EMB/GLS/post-silicon debug experience,EMR not relevant,proficiency with UVM/OVM and Python/Perl preferred.
UVM, OVM, Python, Perl, SDF, ATE
2mo
Save
Mark Applied
Hide
Senior Engineer, SoC Architecture – Memory Subsystem and Interconnect
Mountain View, California, United States
$159k-$218k/yr OnsiteFull Time
7+ YOEBSc/Masters/PhD in CS/Engineering (or equivalent), >7 years experience in fabric/system cache/DRAM controller architecture, 3+ years in SoC/ASIC design, knowledge of memory controllers, ARM bus protocols, JEDEC memory standards.
BookSim Simulator, Platform Architect, ARM, ACE, AXI, AHB, JEDEC, LPDDR, DDR, HBM
3mo
Save
Mark Applied
Hide
SoC Power Architecture Engineer - Processor Subsystem
Saratoga, California, United States
$150k-$220k/yr OnsiteFull Time
7+ YOE7+ years ASIC/SoC low-power design; power domain architecture; UPF; SystemVerilog/VHDL; energy-efficient IoT focus.
UPF (IEEE 1801), SystemVerilog, VHDL, AMBA, Synopsys PrimeTime PX, Cadence Joules
1mo
Save
Mark Applied
Hide
Lead SoC Verification Engineer
Los Altos, California, United States
OnsiteFull Time
Anodize: Developing next-generation personal computing hardware and consumer electronics.
10+ YOE10+ years verifying complex ASICs; BS/MS in EE or CE; deep knowledge of AMBA interconnects; fluent in SystemVerilog/SystemC and UVM; UPF and multi-power-domain verification experience; proven silicon bring-up track record.
SystemVerilog, SystemC, UVM, AMBA CHI, AMBA AXI, AXI-S, APB, UPF
1mo
Save
Mark Applied
Hide
Principal SoC Architect
Walnut Creek, California, United States
$168k-$300k/yr OnsiteFull Time
12+ YOEBachelor's degree in electrical or computer engineering; 12+ years in ARM-based SoC architecture and silicon development; experience with memory, IO virtualization, Ethernet, PCIe, memory subsystems, and NoC.
ARM, Ethernet, PCIe, NoC, RTL, Tcl, Perl, Python
2w
Save
Mark Applied
Hide
SoC Architect
Mountain View, California, United States
$251k-$310k/yr HybridFull Time
10+ YOEMS or equivalent,10+ years ASIC/SoC digital design and microarchitecture experience, ownership of major design blocks and successful tapeouts, SystemVerilog expertise, Python/C++ fluency, strong debug and leadership skills.
SystemVerilog, Python, C++, Chisel (Scala)
2w
Save
Mark Applied
Hide
ASIC/SOC DFT Engineer (Silicon Engineering)
Austin or Palo Alto
OnsiteFull Time
1+ YOEBachelor's degree in electrical engineering, computer engineering, or computer science; 1+ year ASIC experience; scan insertion or DFT setup experience; scripting and Verilog/SystemVerilog skills preferred.
csh, bash, Perl, Python, Verilog, SystemVerilog, UPF, DRC
2mo
Save
Mark Applied
Hide
AI SOC Architect
Los Altos, California, United States
OnsiteFull Time
10+ YOEBachelor's in EE/CE (Master's preferred), 10+ years SoC/compute architecture experience with RISC-V and AI acceleration, expertise in multicore clusters, memory hierarchies, performance modeling, and strong communication skills.
RISC-V, AXI, UALINK, HBM, RTL
1mo
Save
Mark Applied
Hide
Principal SoC Architect
Walnut Creek, California, United States
$168k-$300k/yr OnsiteFull Time
12+ YOEBachelor's in EE/CE,12+ years ARM CPU SoC/ASIC architecture experience, Ethernet/PCIe and memory subsystem expertise, EM/thermal tradeoff and IP selection experience, scripting in Tcl/Perl/Python preferred.
Tcl, Perl, Python
1mo
Save
Mark Applied
Hide
Principal SoC Circuit Architect
Mountain View or Sacramento
$143k-$275k/yr HybridFull Time
8+ YOEAdvanced degree or equivalent experience in electrical/computer engineering, 8+ years SoC circuit architecture experience, expertise in high-speed IO PHY, PLL/clocking, signal and power integrity, ability to pass security and export-control screenings.
2w
Save
Mark Applied
Hide
Machine Learning SoC Architect
Sunnyvale or Austin or Menlo Park
$212k-$294k/yr OnsiteFull Time
12+ YOEBachelor's degree or equivalent practical experience, 12+ years defining and delivering high-performance ASICs, computer architecture expertise, ASIC modeling experience, and C++ and Python proficiency.
C++, Python, C, Pytorch, RTL
1mo
Save
Mark Applied
Hide
Senior Software Engineer, Embedded Networking
Detroit or Dearborn or Pittsburgh or Palo Alto
$179k-$269k/yr OnsiteFull Time
4+ YOEBachelor's in engineering/computer science and 4+ years (or advanced degree with less experience). Strong C++ and embedded/networking experience (TCP/IP, Ethernet, CAN); SoC and time-sync knowledge; test-first mindset.
C++, TCP/IP, Ethernet, CAN, Marvell, Broadcom, IEEE802.1AS, Linux PTP, Yocto/OpenEmbedded, buildroot, Linux, GPU, PCIe, UFS, eMMC, NVMe, SoC
2mo
Save
Mark Applied
Hide
Principal, Electrical Engineer
Sunnyvale or San Francisco
$234k-$336k/yr OnsiteFull Time
20+ YOE20+ years EE and hardware validation experience; expertise in safety-critical electronics, IPC-A-610/620 manufacturing standards, SoC/MCU/FPGA schematics, DFM, ATE/HIL validation, and end-to-end high-volume product development; Bachelor's in EE required.
ATE, HIL, Design for Manufacturing (DFM), IPC-A-610, IPC-A-620, SoC, MCU, FPGA
1w
Save
Mark Applied
Hide
Security Engineer
San Francisco, California, United States
OnsiteFull Time
Security engineering experience at a fast-growing startup; familiarity with SOC 2 and HIPAA compliance; security community contributions; AI product interest; strong communication and problem-solving skills.
1mo
Save
Mark Applied
Hide
Senior Security Engineer
Boston or Chicago or Los Angeles or New York or San Francisco or Toronto or Vancouver or Vancouver
$145k-$175k/yr RemoteFull Time
5+ YOE5+ years security engineering experience; strong application, cloud, and infrastructure security; SOC 2 and compliance experience; vulnerability management, IaC and CI/CD security; strong communication and software engineering skills.
OWASP, NIST, CIS Controls, SOC 2, ISO 27001, AWS Security Hub, Azure Security Center, GCP Security Command Center, SIEM, SOAR, Terraform, CloudFormation, C#, CI/CD
3w
Save
Mark Applied
Hide
Hardware Engineer
Colorado Springs or Irvine or Longmont or Fremont or Rochester or San Jose
$91k-$113k/yr OnsiteFull Time
Early-career candidates pursuing or recently completing an engineering degree; familiarity with hardware, firmware, ASIC/SoC, or systems; programming and design experience through coursework or projects; strong analytical and communication skills.
Verilog/SystemVerilog, RTL, FPGA, C, C++, Assembly, Python, Java, Go, SQL, JavaScript, Git, Linux, IDE, CAD, Microsoft Office, RTOS
3mo
Save
Mark Applied
Hide
Senior Security Engineer
San Francisco, California, United States
HybridFull Time
5+ YOE5+ years in security engineering; cloud security or security operations; hands-on infrastructure security; MITRE ATT&CK, CIS benchmarks; SOC 2 TII familiarity; experience with AI tooling.
AWS, GCP, Cloud Security Tools, IAM, IaC, Checkov, Terraform, MITRE ATT&CK, CIS Benchmarks, AWS Security Hub, SIEM, SOAR
3d
Save
Mark Applied
Hide
Senior Digital Design Engineer
Vancouver or Chandler or San Francisco
$150k-$200k/yr HybridFull Time
6+ YOEBachelor's or master's degree in electrical or computer engineering, 6+ years of digital IC design experience, and hands-on Verilog or SystemVerilog RTL development for complex SoCs or ASICs.
Verilog, SystemVerilog, Synopsys, Cadence, SDC, UPF, CPF
Explore Jobs