35 soc engineer jobs at 9 companies in Seaside, CA

1mo
Save
Mark Applied
Hide
SoC Verification Engineer – NoC / UVM
San Jose, California, United States
$146k-$250k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
Expertise in SystemVerilog and UVM, ASIC/SoC verification, constraint-random and coverage-driven methodologies, formal verification (SVA); experience with Synopsys VCS and Cadence IES preferred; B.S. or M.S. in computer/electrical engineering.
SystemVerilog, UVM, OVM, VMM, Verilog, SystemVerilog Assertions (SVA), Synopsys VCS, Cadence IES, Cadence IEV, Jasper, Synopsys VC-Formal, Magellan
3mo
Save
Mark Applied
Hide
SoC Power Validation Engineer
Cupertino or San Diego
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
10+ YOEBachelor's degree in a relevant field and 10+ years of industry experience. Strong C/Assembly programming and power fundamentals.
C, Assembly, Oscilloscope, Multimeter
1mo
Save
Mark Applied
Hide
Sr. SoC Power Engineer, Annapurna Labs - Cloud Scale Machine Learning
Cupertino, California, United States
$183k-$248k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
5+ YOEBachelor's in CS/CE/EE with significant experience (BS+6/MS+5/PhD+3). Expertise in chip power analysis, PrimePower/PowerArtist, scripting (Tcl/Perl/Python), EM/IR, thermal, and lab power measurement.
PrimePower, PowerArtist, Tcl, Perl, Python, Make, System verilog, Redhawk, Voltus, Zebu Emulator
2mo
Save
Mark Applied
Hide
FPGA / VLSI Engineer
Saratoga, California, United States
$120k-$220k/yr OnsiteFull Time
E-Space
E-Space: Builds sustainable LEO satellite networks for global IoT connectivity
Design and verify RTL/FPGA, perform FPGA prototyping, and system integration for ASIC/SoC platforms; strong SystemVerilog/Verilog; experience with UVM; VHDL is a plus.
SystemVerilog, Verilog, UVM, VHDL, FPGA, SoC
1mo
Save
Mark Applied
Hide
Senior Field Security Applications Engineer
Campbell or Austin or United States
$140k-$190k/yr FieldFull Time
Arteris
ArterisNASDAQ: AIP: Develops semiconductor interconnect intellectual property and integration software.
5+ YOE5+ years SoC design and verification experience with Verilog/VHDL/SystemVerilog, RTL simulation/emulation tools, strong presentation skills, willingness to travel, US citizenship required.
Verilog, VHDL, SystemVerilog, RTL Simulation, Emulation, Synopsys, Cadence, Siemens, Cycuity Radix, Cycuity HW, FPGA-based Prototyping
3mo
Save
Mark Applied
Hide
Design For Test Engineer III (IC)
San Jose, California, United States
$96k-$171k/yr OnsiteFull Time
Arrow Electronics
Arrow ElectronicsNYSE: ARW: Distributes electronic components and enterprise computing solutions globally.
5+ YOE5–7 years in DFT with experience in scan-insertion, ATPG, MBIST, JTAG; scripting (Perl, Shell, Tcl); multi-million gate SoCs in Networking/IPs; Mentor Tessent tools.
Mentor Tessent, Cadence Modus, Synopsys Tetramax, Verdi, VCS, Perl, Shell, TCL
3mo
Save
Mark Applied
Hide
Staff - Principal, Software Engineer, SDK
Saratoga, California, United States
$210k-$275k/yr OnsiteFull Time
Eridu AI
Eridu AI: Develops semiconductor systems to accelerate AI infrastructure performance.
10+ YOEBachelor’s in CS/ECE with 10+ years (or MS with 5+), strong Ethernet L2/L3, C/C++/Python, SDK development for Ethernet switch silicon, NOS like SONiC, and ASIC/SoC experience.
C/C++, Python, Linux, SONiC, BMv2, RTL simulations
1d
Save
Mark Applied
Hide
T2021 - Information Security Engineer
Seaside, California, United States
$115k-$135k/yr HybridFull Time
ASRC Federal
ASRC Federal: Provides engineering and IT services to federal government agencies.
3+ YOEBachelor's in computer science or related field, U.S. citizen with active Secret clearance, DoD 8570 IAT Level II cert, 3+ years IR/SOC experience, knowledge of NIST SP 800-61 and ATT&CK, familiarity with Trellix/ESS, Tanium, Microsoft Defender Endpoint, BeyondTrust, and Splunk.
Trellix/ESS, Tanium, Microsoft Defender Endpoint, BeyondTrust, Splunk
2mo
Save
Mark Applied
Hide
Senior Principal Technologist – Memory
San Jose, California, United States
$205k-$255k/yr OnsiteFull Time
Astera Labs
Astera LabsNASDAQ: ALAB: Designs connectivity solutions for cloud and AI infrastructure.
10+ YOE BS in Electrical or Computer Engineering; 10+ years memory and data center system experience; PCIe/CXL expertise; OS integration; silicon/SOC memory; strong communication and leadership; willing to travel.
PCIe, CXL, DRAM, HBM, JEDEC, BIOS, Kernel, OS tooling, BMCs, System design