34 uvm jobs at 17 companies in Arizona
1mo
Save
Mark Applied
Hide
Non-Union - Foreperson (UVM)
Prescott or Prescott Valley or Sedona or Cottonwood or Dewey or Chino Valley
FieldFull Time
1+ YOELead a field crew in utility vegetation management; minimum 12 months vegetation management experience; high school diploma; valid driver's license required (CDL preferred); CPR and First Aid; DOT medical certificate where applicable; complete required field trainings and pass Foreperson assessment.
3mo
Save
Mark Applied
Hide
Senior Technical Staff Engineer - Verification
Chandler, Arizona, United States
OnsiteFull Time
15+ YOESenior verification engineer with 15+ years in functional verification; expert in SystemVerilog, UVM, and formal verification for IP/SoC; strong debugging and cross-functional collaboration.
SystemVerilog, UVM, Formal Verification, IP-level verification, SoC verification, ARM/RISC architectures
3w
Save
Mark Applied
Hide
Director, Digital Design & Verification
Chandler, Arizona, United States
OnsiteFull Time
Proven leader in digital IC design and verification for mixed-signal SoCs with expertise in RTL, verification methodologies (UVM, formal, AMS/DMS), architecture, and team building.
SystemVerilog, UVM, Formal, AMS/DMS, RTL, STA, DFT
3d
Save
Mark Applied
Hide
Sr Digital Design Engineer
Chandler, Arizona, United States
OnsiteFull Time
10+ YOEM.S. in electrical, computer, or related engineering; 10+ years in digital IC design; Verilog/SystemVerilog, EDA tools, synthesis, timing analysis, verification, UVM, and technical leadership experience.
Verilog, SystemVerilog, UVM, Cadence, Synopsys, Siemens EDA
2d
Save
Mark Applied
Hide
FPGA Team Lead
Phoenix, Arizona, United States
$80-$90/hr RemoteFull Time
10+ YOE2+ MgmtBachelor's degree in a technical field, 10+ years of FPGA or related engineering experience, 2+ years leading technical teams, VHDL or UVM experience, and U.S. citizenship or permanent residency.
VHDL, UVM, Quartus, Vivado, ModelSim, Questa, Python, Tcl, DOORS, ClearQuest, generative AI
2d
Save
Mark Applied
Hide
Senior CPU Design Verification Engineer
Austin or Phoenix
$122k-$232k/yr HybridFull Time
4+ YOEBachelor's in electrical, computer, or related engineering plus 4+ years' experience, or master's plus 2+ years. Requires SystemVerilog, UVM, EDA tools, and pre-silicon CPU, SoC, or complex IP verification.
SystemVerilog, UVM, Electronic Design Automation (EDA), C, C++, Linux, Python, Perl
2mo
Save
Mark Applied
Hide
Staff Design Verification Engineer (AI/ML)
Chandler, Arizona, United States
OnsiteFull Time
5+ YOEMS EE/CE with 7+ years or PhD with 5+ years (BSEE/BSCE considered); strong SystemVerilog/UVM and Python skills; experience delivering verification to tape-out; knowledge of formal verification and CDC; familiarity with Xcelium and JasperGold.
SystemVerilog, UVM, Python, Xcelium, JasperGold, Verilog-AMS, SDF
2mo
Save
Mark Applied
Hide
Senior Design Verification Engineer (eInfochips Inc)
Minneapolis or Phoenix
OnsiteFull Time
Bachelor’s or Master’s in EE/CE or related; strong SystemVerilog and UVM skills; scripting with Python/Perl/Tcl; experience with Cadence Xcelium, Synopsys VCS or Siemens Questa; knowledge of constrained-random verification, SVA, functional coverage and AMBA protocols.
UVM, SystemVerilog, Python, Perl, Tcl, Cadence Xcelium, Synopsys VCS, Siemens Questa, Cadence Palladium, C, SVA, UPF, CPF, Real Number Models (RNM), AMBA (AXI/AHB/APB)
2mo
Save
Mark Applied
Hide
Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions
Scottsdale, Arizona, United States
$135k-$150k/yr OnsiteFull Time
3+ YOEBachelor's in ECE/CS/math plus 5 years or Master's plus 3 years; DoD Secret clearance required; strong SystemVerilog, VHDL, UVM, coverage-driven verification, protocol and CDC knowledge; simulation and CI/CD experience.
SystemVerilog, VHDL, UVM, QuestaSim, ModelSim, Xilinx Vivado Design Suite, Questa CDC, Jenkins, GitLab CI, GitHub Actions, Python, Tcl, Bash, Perl, Git, Questa verification IP (QVIP)
2mo
Save
Mark Applied
Hide
Senior Design Verification Engineer
Tempe or Independence or Arizona or Ohio or San Jose or New York City
$142k-$224k/yr HybridFull Time
8+ YOE8+ years design verification experience with UVM and testbench development; Bachelor's in EE/CE or related; experience with Questa/Xcelium/VCS; AI/agentic DV experience preferred; US citizenship and ability to obtain Secret clearance; travel up to 10%.
UVM, SystemVerilog, VHDL, Verilog, Questa, Xcelium, VCS, Jira
2w
Save
Mark Applied
Hide
Senior Design Verification Engineer
Tempe or Independence
$156k-$291k/yr RemoteFull Time
8+ YOE8+ years design verification experience with UVM, SystemVerilog, RTL verification for FPGA/ASIC, Bachelor's in EE/CE, US citizenship, ability to obtain Secret clearance, familiarity with Questa/Xcelium/VCS and AI verification tools.
Universal Verification Methodology (UVM), SystemVerilog, VHDL, Verilog, Questa, Xcelium, VCS, Jira
1w
Save
Mark Applied
Hide
Digital and Mixed Signal IC Design/DV Engineer
Tucson, Arizona, United States
OnsiteFull Time
1+ YOEMaster's degree in Electrical Engineering, 1+ years of relevant experience, digital logic design knowledge, and familiarity with Verilog, SystemVerilog, VHDL, and simulators.
Verilog, SystemVerilog, VHDL, DMS, AMS, UVM, RTL, FSM, GLS, Gates+SDF, PVT
4d
Save
Mark Applied
Hide
Senior FPGA Design Engineer
Tucson, Arizona, United States
$87k-$165k/yr OnsiteFull Time
5+ YOESTEM degree and 5+ years of relevant experience required, with VHDL or Verilog, SystemVerilog, and Xilinx or Microsemi device experience. U.S. citizenship and active or interim Secret clearance required.
VHDL, Verilog, SystemVerilog, Xilinx, Altera, Microsemi, UVM, Veloce, ARM, Microblaze, Nios
1mo
Save
Mark Applied
Hide
Applications Engineer - FPGA Prototyping
San Diego or Austin or Boulder or Costa Mesa or Pasadena or Tempe or Wilsonville or Fremont
$167k-$334k/yr HybridFull Time
5+ YOE5+ years in design/verification/FPGA/ASIC or similar; BS/MS in EE/CE/CS; active experience with SystemVerilog/Verilog/VHDL, FPGA tools, scripting, simulation and customer-facing technical support.
SystemVerilog, Verilog, VHDL, SystemC, C/C++, Perl, Python, XML, JSON, proFPGA, HAPS, Xilinx Vivado, Altera Quartus, Questa, Incisive, VCS, OVM, UVM
2mo
Save
Mark Applied
Hide
Analog Mixed Signal Modeling Engineer (UL - 02)
Austin or Chandler or Greensboro
HybridFull Time
Master's in EE/Computer Eng required. Experience in mixed-signal product development, analog IC design, SystemVerilog RNM, AMS simulators, verification methodologies, and strong analytical and communication skills.
SystemVerilog Real Number Modeling (SV-RNM), Verilog AMS, AMS simulators, System Verilog Assertions, PSL Assertions, Perforce, GIT, UVM, Simulink, Simscape, Python
1w
Save
Mark Applied
Hide
Pre-Silicon Diagnostics Engineer
Arizona or Bloomington or Fort Collins
$106k-$243k/yr RemoteFull Time
4+ YOEExperience in diagnostics/validation/firmware/embedded software for ASICs, 4+ years experience, proficiency in object-oriented programming, Python, Linux, networking fundamentals, strong debug and communication skills.
Python, Linux, UVM, Verilog, SystemVerilog
1w
Save
Mark Applied
Hide
Pre-Silicon Diagnostics Engineer
Arizona or Bloomington or Fort Collins
$106k-$243k/yr RemoteFull Time
4+ YOE4+ years experience in diagnostics/validation/firmware/embedded software for ASICs; proficiency in object-oriented programming, Python, Linux; strong debugging, networking fundamentals, and communication skills.
Python, Linux, UVM, Verilog, SystemVerilog
2w
Save
Mark Applied
Hide
FPGA Digital Engineer - 2
Chandler, Arizona, United States
$87k-$131k/yr OnsiteFull Time
2+ YOEBachelor's in EE/CE plus 2 years (or Master's), ability to obtain DoD Secret clearance, FPGA (VHDL/Verilog) experience, Vivado and simulation tool familiarity, and digital interface verification experience.
VHDL, Verilog, AMD Xilinx FPGAs, Vivado IDE, Questa, ModelSim, Vitis Unified IDE, C, C++, OSVVM, UVM
1w
Save
Mark Applied
Hide
Pre-Silicon Diagnostics Engineer
Arizona or Bloomington or Fort Collins
$106k-$243k/yr RemoteFull Time
4+ YOEDevelop diagnostics and emulator-based validation for ASICs, proficient in Python,OOP,Linux,knowledge of high-speed networking;4+ years experience;strong written and verbal English.
Python, Linux, UVM, Verilog, SystemVerilog
1d
Save
Mark Applied
Hide
FGPA Engineer
Tucson, Arizona, United States
$112/hr OnsiteContract
8+ YOEBachelor's degree and 8+ years of experience in FPGA engineering, including digital design, VHDL coding, FPGA device flows, system-level solutions, or integration and debugging; active US Secret clearance required.
VHDL, Xilinx, Altera, Microsemi, ARM, MicroBlaze, Nios, SystemVerilog, UVM, Veloce
Explore Jobs
Expand Your Job Search
Top Cities in Arizona for Uvm
- Uvm jobs in Phoenix, AZ
- Uvm jobs in Tucson, AZ
- Uvm jobs in Mesa, AZ
- Uvm jobs in Chandler, AZ
- Uvm jobs in Gilbert, AZ
- Uvm jobs in Glendale, AZ
- Uvm jobs in Scottsdale, AZ
- Uvm jobs in Peoria, AZ
- Uvm jobs in Tempe, AZ
- Uvm jobs in Surprise, AZ
- Uvm jobs in Yuma, AZ
- Uvm jobs in Avondale, AZ
- Uvm jobs in Goodyear, AZ
- Uvm jobs in Flagstaff, AZ
- Uvm jobs in Lake Havasu City, AZ
- Uvm jobs in Casa Grande, AZ
- Uvm jobs in Buckeye, AZ
- Uvm jobs in Maricopa, AZ
- Uvm jobs in Oro Valley, AZ
- Uvm jobs in Sierra Vista, AZ