2mo
Save
Mark Applied
Hide
ASIC verification engineer
Roseville, California, United States
$120k-$243k/yr OnsiteFull Time
6+ YOEBachelor's or Master's in Electrical/Computer Engineering; 6-10 years VLSI design/verification; Verilog/SystemVerilog/UVM; scripting (Python/Perl/TCL); C/C++; EDA/verification tools.
Verilog, SystemVerilog, UVM, Specman, Python, Perl, TCL, C, C++, EDA tools
2mo
Save
Mark Applied
Hide
ASIC verification engineer
Roseville, California, United States
$120k-$243k/yr OnsiteFull Time
6+ YOE Bachelor's or Master in Electrical or Computer Engineering; 6-10 years in VLSI design/verification; scripting and programming experience; strong VLSI knowledge.
Python, Perl, TCL, C, C++, Verilog, SystemVerilog, UVM, Specman
2mo
Save
Mark Applied
Hide
ASIC verification engineer
Roseville, California, United States
$120k-$243k/yr OnsiteFull Time
6+ YOE6-10 years in VLSI design/verification; BS/MS in Electrical or Computer Engineering; scripting (Python/Perl/TCL); programming (C/C++); Verilog/SystemVerilog; UVM; knowledge of EDA tools.
Verilog, SystemVerilog, UVM, Python, Perl, TCL, C, C++
2mo
Save
Mark Applied
Hide
SMTS Design Verification Engineer
Minneapolis or Boise or Folsom or Richardson or San Jose
$178k-$389k/yr OnsiteFull Time
6+ YOEBS/MS/PhD in EE/CE or related; 6+ years UVM/SystemVerilog functional verification; experience building UVM testbenches, coverage-driven methodology, protocol/interface verification, RTL/testbench debug, and post-silicon bring-up support.
UVM, SystemVerilog, SystemVerilog Assertions (SVA), JasperGold, VC Formal, Verilog-AMS, Real-number modeling (RNM), ATE
2mo
Save
Mark Applied
Hide
Staff Engineer - ASIC Verification
San Jose or Folsom
$145k-$286k/yr OnsiteFull Time
6+ YOEBS in electrical engineering or computer science; 6-8 years verification; RTL debugging, scoreboarding, and code coverage; test plans and coverage definitions.
SystemVerilog, UVM, C, DDR, PCIe/NVMe, NAND
1w
Save
Mark Applied
Hide
IP Design Verification Engineer
Folsom, California, United States
$106k-$149k/yr HybridFull Time
3+ YOEExperience with Verilog/VHDL/SystemVerilog, C/C++/Python, FPGA/emulation, hardware/software debug, computer architecture knowledge; Bachelor's+3yrs or Master's+1yr in electronics/computer engineering.
Verilog, VHDL, SystemVerilog, C, C++, Python, FPGA, VCS, Verdi, DVE, OVM/UVM, logic analyzers, oscilloscopes, protocol analyzers, IA-Core Assembly
2mo
Save
Mark Applied
Hide
Intern - Design Verification Infrastructure Engineer - Platform
Santa Clara or Austin or Berkeley or Boston
OnsiteFull Time, Internship
Software engineer with experience in at least one compiled language and one scripting language; knowledge of modern software practices; production deployments.
Scala, Python, Chisel, CIRCT, MLIR
8h
Save
Mark Applied
Hide
Systems Engineer – Project Engineer V
Folsom or Colorado
$116k-$171k/yr OnsiteFull Time
15+ YOEMust obtain/maintain DoD Secret clearance; 15+ years leading large-scale defense/aerospace engineering projects; bachelor’s or master’s in engineering; experience with systems integration, verification, EVMS, and subcontractor oversight.
Microsoft Project, Primavera, Microsoft Word, Microsoft PowerPoint, Microsoft Excel, Microsoft Visio
1mo
Save
Mark Applied
Hide
Senior Chemical Engineer
Berkeley, California, United States
$112k-$140k/yr OnsiteFull Time
3+ YOEPhD or MS with 3+ years experience in chemistry/chemical engineering/materials science; expertise in fluid mechanics, fluid handling, sensor selection, modeling, verification testing, and defining engineering requirements.
4w
Save
Mark Applied
Hide
Test Engineer
Byron, California, United States
$118k-$190k/yr OnsiteFull Time
2+ YOEBachelor's in engineering, 2+ years test experience in hardware verification or lab testing, hands-on with propulsion/battery/EV systems, DAQ (National Instruments, Dewesoft), proficiency with Python, MATLAB, or LabVIEW, and strong troubleshooting and reporting skills.
National Instruments, Dewesoft, Python, MATLAB, LabVIEW, CAD, DAQ, HIL
2mo
Save
Mark Applied
Hide
Principal Systems Design Engineer
Folsom, California, United States
$175k-$300k/yr OnsiteFull Time
10+ YOEBachelor's in electrical or computer engineering with 10+ years of experience; strong hardware/software systems design, verification, and leadership skills.
1w
Save
Mark Applied
Hide
IC Design Engineer
Berkeley, California, United States
$111k-$223k/yr OnsiteFull Time
2+ YOEDesign and develop high-performance analog/mixed-signal ASICs, perform block design, layout, verification, test and chip integration; collaborate with scientific teams; proficiency with IC design suites and simulators.
Cadence, Spectre, Eldo, HSPICE, FPGA, Verilog, VHDL, PDK
1d
Save
Mark Applied
Hide
Principal Engineer, SOC Design
Folsom, California, United States
$199k-$319k/yr OnsiteFull Time
15+ YOEExtensive SoC architecture and RTL development experience with modern DRAM technologies, verification/debugging skills, FPGA prototyping or silicon bring-up experience, and strong technical leadership.
SystemVerilog, Verilog, FPGA
1mo
Save
Mark Applied
Hide
Tech Staff Engineer - Firmware
Roseville, California, United States
$88k-$232k/yr OnsiteFull Time
10+ YOEBS/MS in CS/CE or equivalent, 10+ years embedded systems development and verification, strong C/C++/Python, experience with PCIe/NVMe, secure boot/security firmware, leadership and documentation skills.
C, C++, Python, Rust, ARM Architecture, NVMe, PCIe, Caliptra Open-Source Root-of-Trust, Cadence Palladium, Cadence Protium, Bus/Logic Analyzers, PCIe Exercisers, Git, Perforce, JIRA, Linux, Perl, Agile Scrum, DevOps, Secure Development Life Cycle
1mo
Save
Mark Applied
Hide
IP Logic Design Engineer
Rancho Cordova, California, United States
$105k-$165k/yr OnsiteFull Time
7+ YOEMS in ECE with 7+ years or BS with 9+ years; expertise in Verilog/SystemVerilog and ASIC flow (RTL, synthesis, STA, ECO); experience with lint, CDC/RDC analysis, verification tools, scripting, and pre/post-silicon debug; 3D NAND experience preferred.
SystemVerilog, Verilog, RTL, synthesis, Static Timing Analysis (STA), ECO, lint tools, CDC/RDC analysis, SystemVerilog Assertions (SVAs), Gate-level simulation (GLS), Design for Testability (DFT)
2w
Save
Mark Applied
Hide
Principal Design Assurance Engineer
Santa Rosa, California, United States
$135k-$158k/yr OnsiteFull Time
10+ YOE10+ years medical device design quality assurance experience, knowledge of design controls, risk management (ISO 14971), verification & validation, and regulatory compliance; bachelor’s degree in engineering or life sciences preferred.
2mo
Save
Mark Applied
Hide
Director of Mechanical Engineering, Hardware Platform
Emeryville or Santa Clara
$275k-$320k/yr HybridFull Time
15+ YOE7+ Mgmt15+ years robotics/precision automation; 7+ years leading engineering teams; strong mechanical design, GD&T, DFMEA/PFMEA; prototype-to-production leadership; cross-functional collaboration.
CAD, GD&T, DFMEA, PFMEA, DVP&R, Verification and Validation, Calibration, Testing
Explore Jobs