38 verification engineer jobs at 31 companies in Islip, NY
2w
Save
Mark Applied
Hide
Senior Verification & Integration Engineer
New York, New York, United States
$125k-$165k/yr OnsiteFull Time
3+ YOEBS in EE/Physics, 3+ years system or sensor test/verification experience, hands-on lab equipment use, Python for automation, strong systems thinking and communication, ability to work onsite.
oscilloscopes, power supplies, function generators, spectrum analyzers, logic analyzers, Python, C/C++
2mo
Save
Mark Applied
Hide
Senior Design Verification Engineer
Tempe or Independence or Arizona or Ohio or San Jose or New York City
$142k-$224k/yr HybridFull Time
8+ YOE8+ years design verification experience with UVM and testbench development; Bachelor's in EE/CE or related; experience with Questa/Xcelium/VCS; AI/agentic DV experience preferred; US citizenship and ability to obtain Secret clearance; travel up to 10%.
UVM, SystemVerilog, VHDL, Verilog, Questa, Xcelium, VCS, Jira
1mo
Save
Mark Applied
Hide
Integrated Circuit Design Verification Engineer
Vancouver or Washington or California or New York City
$147k-$259k/yr OnsiteFull Time
10+ YOE10+ years of ASIC design verification experience, BSEE or MSEE (or equivalent), strong UVM/SystemVerilog skills, Siemens Questa experience, scripting (TCL/Make/Perl/Python/Shell), and excellent communication.
UVM, SystemVerilog, Siemens Questa, TCL, Make, Perl, Python, Shell, Linux
2mo
Save
Mark Applied
Hide
Design Verification Engineering Lead - Silicon One
San Jose or New York City or New York or Washington or Illinois or United States or Canada
$211k-$305k/yr OnsiteFull Time
5+ YOEDegree plus extensive ASIC DV experience (Bachelors+12/Masters+8/PhD+5), recent Verilog/SystemVerilog/UVM experience, scripting (Perl or Python), ASIC verification, emulation and bring-up experience.
Verilog, SystemVerilog, UVM, Perl, Python, Linux, C, C++, Veloce, Palladium, Zebu, HAPS, Jasper Gold, Cursor, Codex, CoPilot, P4
3mo
Save
Mark Applied
Hide
Verification Engineer, Software (Danbury, CT, US, 06810)
Danbury, Connecticut, United States
$105k-$120k/yr OnsiteFull Time
10+ YOE10+ years in software verification, automated test development, or embedded systems testing; Python and Robot Framework; RESTful testing; Redfish; CI/CD; HVAC/industrial controls experience.
Python, Robot Framework, Redfish, REST APIs, BACnet, Modbus, JIRA, Confluence, codebeamer, MS Office 365
3mo
Save
Mark Applied
Hide
Energy Engineer: Measurement and Verification
Piscataway or New York
$70k-$82k/yr HybridFull Time
1+ YOEBachelor's in Engineering; 1-3 years in M&V/energy analytics; IPMVP/ASHRAE/FEMP knowledge; Excel required; Python/R/SQL preferred; travel within the US.
Excel, Python, R, SQL, Data analysis, BAS
1mo
Save
Mark Applied
Hide
Senior Software Engineer, Formal Verification
New York City or United States
$180k-$250k/yr RemoteFull Time
5+ YOE5+ years C++ systems engineering experience, hands-on interactive theorem prover experience (ideally Rocq/Coq), strong concurrency and memory reasoning, degree in CS or equivalent experience, clear communication and performance profiling skills.
Rocq, Iris, BRiCk, C++, GitHub, EVM
2w
Save
Mark Applied
Hide
Principal Engineer - Design
Hauppauge, New York, United States
$75k-$232k/yr OnsiteFull Time
10+ YOEBachelor's in Electrical Engineering or equivalent,10+ years relevant experience,Verilog/System Verilog proficiency,experience with Ethernet/USB/PCIe and ASIC design/verification,strong problem solving and communication skills.
Verilog, System Verilog, Xilinx FPGA
3w
Save
Mark Applied
Hide
Digital Engineer V
Huntsville or Exeter or Plainview or Hauppauge or Colorado Springs or Colorado
$150k-$200k/yr OnsiteFull Time
10+ YOEBachelor's in Electrical or Computer Engineering, minimum 10 years experience in digital hardware design, expertise in FPGA and high-speed interfaces, signal/power integrity, schematic capture, and hardware verification.
Siemens DXDesigner, Altium Designer, Hyperlynx SI/PI
5d
Save
Mark Applied
Hide
Hardware Engineer III
Gurgaon or New York City
HybridFull Time
3+ YOEBachelor's degree in electrical engineering or equivalent experience; 3–5 years in ASIC/FPGA development and verification; expertise in Verilog, SystemVerilog/VHDL, Xilinx tools, networking, Linux, Python, and C/C++.
Verilog, SystemVerilog, VHDL, Xilinx, cocotb, UVM, Linux, Shell scripting, Python, C, C++, FPGA, ASIC, Ethernet, PCIe
1w
Save
Mark Applied
Hide
ASIC Engineer
New York City, New York, United States
$250k-$300k/yr OnsiteFull Time
4+ YOE4+ years RTL design and verification experience; ASIC design using Synopsys or Cadence flows; experience in front-end, back-end or verification; FPGA/ASIC familiarity; programming experience (Python, C++, Java, Haskell); willingness to learn OCaml.
Hardcaml, OCaml, Synopsys, Cadence, Python, C++, Java, Haskell
1w
Save
Mark Applied
Hide
Sr Software Engineer
Hauppauge, New York, United States
$106k-$178k/yr OnsiteFull Time
5+ YOEBS in software/computer engineering or related,5+ years embedded software development/verification,US citizen or permanent resident required,experience with C/SCADE,DO-178/functional safety standards,and requirements management.
C, SCADE, DOORS, DOORS Next Gen (DNG), ARM, CANbus, ARINC, RS-232, Agile, DO-178
5d
Save
Mark Applied
Hide
Mechanical Engineer
Wilton, Connecticut, United States
OnsiteFull Time
2+ YOEBachelor's degree in a technical field and 2+ years of experience for JG07, 5+ for JG08, or 8+ for JG09; expertise in mechanical design, requirements, integration, verification, and validation.
keyboard, configuration management
2mo
Save
Mark Applied
Hide
FPGA Engineer
Amsterdam or Chicago or London or New York City or Singapore
OnsiteFull Time
Professional FPGA/ASIC design and verification experience; SystemVerilog/Verilog/VHDL and C++; familiarity with EDA tools and scripting (TCL, Python, Bash); university degree in EE/CS/CE or related.
SystemVerilog, Verilog, VHDL, C++, TCL, Python, Bash, EDA
1mo
Save
Mark Applied
Hide
The Better Money Company - Platform Engineer
New York, New York, United States
OnsiteFull Time
3+ YOE3+ years in platform/infra or reliability engineering; experience building test infrastructure for payments/ledgers; familiarity with formal verification, property-based or chaos testing preferred; strong ownership of internal tooling and CI/CD.
1mo
Save
Mark Applied
Hide
Chief Systems Engineer, EIectron-Ion Collider
Upton, New York, United States
$147k-$249k/yr OnsiteFull Time
15+ YOE5+ MgmtBachelor's in engineering or physics, 15+ years technical experience (including 5+ years senior engineering leadership), experience with large accelerator projects, systems integration, verification, SEMP development, MS Office proficiency, ability to obtain UPIV credential and become a qualified Radiation Worker, valid driver's license.
Microsoft Office
1mo
Save
Mark Applied
Hide
RTL Design Engineer
New York City or Palo Alto or London
$205k-$285k/yr HybridFull Time
Production SystemVerilog RTL experience, verification with UVM/cocotb/formal, taped-out silicon, ASIC/SoC design background, simulation and timing collaboration experience.
SystemVerilog, UVM, cocotb, formal, Chipyard, OpenTitan, CVA6, RISC-V
3w
Save
Mark Applied
Hide
Two Sigma Securities, Hardware Engineer
New York City, New York, United States
$165k-$300k/yr HybridFull Time
1+ YOEMinimum 1 year RTL design and verification experience, proficiency in SystemVerilog and Python, FPGA/ASIC knowledge, timing analysis, network protocol familiarity; C++ is a plus.
SystemVerilog, Python, FPGA, ASIC, C++
3mo
Save
Mark Applied
Hide
1LMX RMS Global Configuration Management Engineer - FULLTIME TELEWORK
Colorado or Connecticut or Florida or New Jersey or New York or Virginia or Colorado Springs or Denver or Liverpool or Manassas or Moorestown or Orlando or Owego or Stratford
$89k-$178k/yr RemoteFull Time
Experienced systems/engineering professional with model-based system architecture, process development, testing, and requirement verification skills; familiarity with PTC Windchill, Jira, DOORS Next, ETM, IBM GCM, EWM, and Cameo/Rhapsody.
PTC Windchill, Jira, DOORS Next, ETM, IBM GCM, EWM, Cameo/Rhapsody
4w
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
Explore Jobs