1w
Save
Mark Applied
Hide
Senior Verification & Integration Engineer
New York, New York, United States
$125k-$165k/yr OnsiteFull Time
3+ YOEBS in EE/Physics, 3+ years system or sensor test/verification experience, hands-on lab equipment use, Python for automation, strong systems thinking and communication, ability to work onsite.
oscilloscopes, power supplies, function generators, spectrum analyzers, logic analyzers, Python, C/C++
1mo
Save
Mark Applied
Hide
Senior Design Verification Engineer
Tempe or Independence or Arizona or Ohio or San Jose or New York City
$142k-$224k/yr HybridFull Time
8+ YOE8+ years design verification experience with UVM and testbench development; Bachelor's in EE/CE or related; experience with Questa/Xcelium/VCS; AI/agentic DV experience preferred; US citizenship and ability to obtain Secret clearance; travel up to 10%.
UVM, SystemVerilog, VHDL, Verilog, Questa, Xcelium, VCS, Jira
1mo
Save
Mark Applied
Hide
Integrated Circuit Design Verification Engineer
Vancouver or Washington or California or New York City
$147k-$259k/yr OnsiteFull Time
10+ YOE10+ years of ASIC design verification experience, BSEE or MSEE (or equivalent), strong UVM/SystemVerilog skills, Siemens Questa experience, scripting (TCL/Make/Perl/Python/Shell), and excellent communication.
UVM, SystemVerilog, Siemens Questa, TCL, Make, Perl, Python, Shell, Linux
1mo
Save
Mark Applied
Hide
Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
San Diego or Nashua or Austin or Totowa or California or New Hampshire or Texas or New Jersey or United States
$130k-$222k/yr OnsiteFull Time
8+ YOEBachelor's degree with 8+ years (or equivalent experience); eligible for Secret clearance; experience with SystemVerilog/UVM/OVM and/or VHDL, Mentor Questa or Cadence tools; FPGA/ASIC verification, test plan development, and strong communication.
SystemVerilog, UVM, OVM, VHDL, Mentor Questa, Cadence, Perl, Python, C++, Java, Git, Jira, BitBucket, Matlab, Simulink
1mo
Save
Mark Applied
Hide
Design Verification Engineering Lead - Silicon One
San Jose or New York City or New York or Washington or Illinois or United States or Canada
$211k-$305k/yr OnsiteFull Time
5+ YOEDegree plus extensive ASIC DV experience (Bachelors+12/Masters+8/PhD+5), recent Verilog/SystemVerilog/UVM experience, scripting (Perl or Python), ASIC verification, emulation and bring-up experience.
Verilog, SystemVerilog, UVM, Perl, Python, Linux, C, C++, Veloce, Palladium, Zebu, HAPS, Jasper Gold, Cursor, Codex, CoPilot, P4
2mo
Save
Mark Applied
Hide
Product Line Integratioin Verification & Validation Lead Engineer
Nashua or Totowa or New Hampshire or New Jersey or United States
$150k-$254k/yr OnsiteFull Time
8+ YOE3+ MgmtBachelor's in a technical field, 8+ years systems testing/IV&V experience, 3+ years leadership, experience with EW/RADAR/communications preferred, ability to obtain Top Secret clearance (active Secret or higher preferred).
MBSE (Model-Based Systems Engineering), Agile
2mo
Save
Mark Applied
Hide
Energy Engineer: Measurement and Verification
Piscataway or New York
$70k-$82k/yr HybridFull Time
1+ YOEBachelor's in Engineering; 1-3 years in M&V/energy analytics; IPMVP/ASHRAE/FEMP knowledge; Excel required; Python/R/SQL preferred; travel within the US.
Excel, Python, R, SQL, Data analysis, BAS
1mo
Save
Mark Applied
Hide
Senior Software Engineer, Formal Verification
New York City or United States
$180k-$250k/yr RemoteFull Time
5+ YOE5+ years C++ systems engineering experience, hands-on interactive theorem prover experience (ideally Rocq/Coq), strong concurrency and memory reasoning, degree in CS or equivalent experience, clear communication and performance profiling skills.
Rocq, Iris, BRiCk, C++, GitHub, EVM
1mo
Save
Mark Applied
Hide
Engineer,Quality
Turtle Creek or Edison
OnsiteFull Time
Bachelor's in engineering required; quality engineering or new product development experience preferred. Responsibilities include root cause analysis, FMEA, verification/validation testing, supplier qualification, audits, and design control documentation.
1mo
Save
Mark Applied
Hide
Project Engineer - Filters
Bethlehem, Pennsylvania, United States
OnsiteFull Time
Bachelor's in Mechanical Engineering (or related) required; manufacturing experience preferred; skills in product design, drawings, BOMs, hydraulic/stress analysis, test verification, and cross-functional technical support.
SAP, SolidWorks
2w
Save
Mark Applied
Hide
Mechanical Design Engineer
Madison, New Jersey, United States
HybridFull Time
2+ YOEBachelor's in Mechanical Engineering, 2+ years mechanical design experience, proficiency in CAD (SolidWorks preferred), experience with design verification/testing, and ability to work in regulated medical device environments.
CAD, SolidWorks
1mo
Save
Mark Applied
Hide
FPGA Engineer
Amsterdam or Chicago or London or New York City or Singapore
OnsiteFull Time
Professional FPGA/ASIC design and verification experience; SystemVerilog/Verilog/VHDL and C++; familiarity with EDA tools and scripting (TCL, Python, Bash); university degree in EE/CS/CE or related.
SystemVerilog, Verilog, VHDL, C++, TCL, Python, Bash, EDA
1mo
Save
Mark Applied
Hide
The Better Money Company - Platform Engineer
New York, New York, United States
OnsiteFull Time
3+ YOE3+ years in platform/infra or reliability engineering; experience building test infrastructure for payments/ledgers; familiarity with formal verification, property-based or chaos testing preferred; strong ownership of internal tooling and CI/CD.
2mo
Save
Mark Applied
Hide
Senior Engineer, Digital Design Engineering
Somerset, New Jersey, United States
$127k-$175k/yr HybridFull Time
2+ YOEMaster’s degree in Electrical/Electronic/Computer Engineering or related field; 2+ years in digital design/mixed-signal verification; experience with RTL, Verilog/SystemVerilog, and ASIC/FPGA design flows.
Verilog, SystemVerilog, Cadence, Synthesis, CDC, Verifications tools
4w
Save
Mark Applied
Hide
RTL Design Engineer
New York City or Palo Alto or London
$205k-$285k/yr HybridFull Time
Production SystemVerilog RTL experience, verification with UVM/cocotb/formal, taped-out silicon, ASIC/SoC design background, simulation and timing collaboration experience.
SystemVerilog, UVM, cocotb, formal, Chipyard, OpenTitan, CVA6, RISC-V
1w
Save
Mark Applied
Hide
FPGA Engineer - Control Systems
Princeton, New Jersey, United States
$150k-$235k/yr OnsiteFull Time
Experienced in FPGA/ASIC digital logic design and verification, RTL and low-latency firmware for multi-domain clock systems; familiarity with Xilinx/AMD RFSoC platforms preferred.
RTL, FPGAs, ASICs, Xilinx, AMD, RFSoC
2mo
Save
Mark Applied
Hide
Associate Principal Scientist, Combination Product Design Verification (Associate Director Equivalent)
Rahway, New Jersey, United States
$142k-$224k/yr OnsiteFull Time
8+ YOEBS +8y or MS +5y or PhD +3y in Mechanical Engineering with leadership in design verification for drug-device combos; cross-functional leadership; regulatory knowledge
Solidworks, Instron, Zwick, XRCT, Keyence, TA Instrument, 3D CAD, machining, 3D printing, ISO 11608, ISO 11040, ISO 80369, ISO 13485, ISO 14971, ISO 10993, ISTA 3A/B, ASTM F1886, ASTM D4169, ASTM F1980
2w
Save
Mark Applied
Hide
Two Sigma Securities, Hardware Engineer
New York City, New York, United States
$165k-$300k/yr HybridFull Time
1+ YOEMinimum 1 year RTL design and verification experience, proficiency in SystemVerilog and Python, FPGA/ASIC knowledge, timing analysis, network protocol familiarity; C++ is a plus.
SystemVerilog, Python, FPGA, ASIC, C++
1w
Save
Mark Applied
Hide
Sr. New Product Development (NPD) Engineer
Rockaway, New Jersey, United States
OnsiteFull Time
10+ YOEBachelor's in engineering plus 10+ years in Class II medical device development; hands-on PCB and embedded software experience; verification protocol and regulatory knowledge (IEC 60601-1, IEC 62304, IEC 62366, ISO 14971).
PCB, oscilloscope, logic analyzer
2w
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
Explore Jobs