153 verification engineer jobs at 35 companies in Washington

2d
Save
Mark Applied
Hide
Design Verification Engineer
Raleigh or Hillsboro or Austin or Mountain View or Redmond
$102k-$202k/yr HybridFull Time, Contract
Microsoft
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
1+ YOEMaster's+1 or Bachelor's+2 years technical engineering experience (or equivalent); verification of silicon/IP using UVM/System Verilog/Formal; Python scripting; knowledge of CHI/AMBA/PCIe/CXL preferred; pass Microsoft Cloud Background Check and export-control screening.
UVM, Formal, System Verilog, Python
3mo
Save
Mark Applied
Hide
Design Verification Engineer
Seattle, Washington, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
3+ YOEBS + 3 years in digital verification; SystemVerilog; Python/Perl; test plans and coverage; UVM knowledge; C/C++/assembly a plus.
SystemVerilog, Python, Perl, C++, C, Assembly, UVM
1mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
Santa Clara or Austin or Washington or Oregon or California
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
5+ YOEBS/MS in EE/ECE or equivalent, 5+ years verification experience, strong logic design knowledge, expertise in System Verilog/UVM/Formal, scripting (Perl/Python), C++, and pre-silicon test plan implementation.
System Verilog, UVM, C++, Perl, Python, X prop, Formal Verification, NVIDIA custom compilers and tools, DFT, IST
2w
Save
Mark Applied
Hide
ASIC Design Verification Engineer
Seattle, Washington, United States
$130k-$200k/yr OnsiteFull Time
K2 Space
K2 Space: Develops high-power satellite platforms for heavy-lift launch vehicles.
3+ YOEB.S. or M.S. in EE/CE or related field; 3+ years ASIC/SoC verification experience; strong SystemVerilog, verification methodology (UVM), simulation and waveform debug tools; scripting (Python/Perl/TCL) and Git.
SystemVerilog, UVM, SystemVerilog Assertions (SVA), VCS, Xcelium, Questa, Verdi, SimVision, Python, Perl, TCL, Git
1mo
Save
Mark Applied
Hide
Principal Design Verification Engineer (Silicon Engineering)
Sunnyvale or Austin or Irvine or Redmond
$210k-$310k/yr OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
10+ YOEBachelor’s in electrical/computer engineering or computer science; 10+ years in design verification and test bench development.
UVM, OVM, VMM, Python, RTL
2mo
Save
Mark Applied
Hide
Satellite Design Verification Engineer, Amazon Leo
Austin or Sunnyvale or Redmond or San Diego
$136k-$184k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
5+ YOE2+ years UVM, C, SystemC, and scripting; 5+ years verification for communication systems; Bachelor's degree in Electrical Engineering.
UVM, C, SystemC, DPI-C, SystemVerilog, Matlab
1mo
Save
Mark Applied
Hide
Sr. FPGA Verification Engineer, Radar
Seattle or United States
$215k-$300k/yr OnsiteFull Time
Reliable Robotics
Reliable Robotics: Develops autonomous flight systems for commercial and cargo aviation.
8+ YOEBachelor's in EE/CE or equivalent, 8+ years full-cycle electronics hardware development, professional FPGA design/verification experience, knowledge of industry-standard simulation/synthesis and DO-254 processes.
2mo
Save
Mark Applied
Hide
SLD FPGA Verification Engineer III - Lunar Permanence
Seattle or Space Coast
$131k-$183k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
5+ YOEBS/MS in Electrical or Computer Engineering; 5+ years FPGA/ASIC verification; RTL simulation tools; UVM; testbench development; DO-254 knowledge a plus.
QuestaSim, ModelSim, SystemVerilog, UVM, RTL, DO-254
2mo
Save
Mark Applied
Hide
Senior Formal Verification Engineer - LPU
California or Texas or Colorado or Oregon or Washington or Massachusetts
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
5+ YOEBS/MS/PhD in CS/CE/EE; 5+ years ASIC verification; 3+ years formal verification; proficiency in SystemVerilog Assertions; experience with formal tools (JasperGold, VC Formal); AI tooling experience; strong communication.
SystemVerilog Assertions, JasperGold, VC Formal, AI tools
2d
Save
Mark Applied
Hide
System Performance Verification Engineer
Mount Vernon, Washington, United States
$78k-$116k/yr OnsiteFull Time
PACCAR
PACCARNasdaq: PCAR: Designs and manufactures heavy-duty commercial trucks and diesel engines.
3+ YOEB.S. in engineering, 3+ years relevant engineering experience, knowledge of diesel aftertreatment and engine control systems, EMR/data scripting (MATLAB, Python, Minitab) and test cell data experience.
MATLAB, Python, Minitab, ATI Vision, Vector CANape, Cummins Calterm, ETAS INCA, Vector CANalyzer
1w
Save
Mark Applied
Hide
Integrated Circuit Design Verification Engineer
Vancouver, Washington, United States
$173k-$259k/yr OnsiteFull Time
Snap
SnapNYSE: SNAP: Provides visual messaging software and augmented reality wearable devices.
10+ YOE10+ years ASIC design verification experience; strong UVM/SystemVerilog skills; Siemens Questa; develop UVM/assertion testbenches, functional and code coverage, scripting/automation in Linux.
UVM, SystemVerilog, Siemens Questa, TCL, Make, Perl, Python, Shell, Linux
2d
Save
Mark Applied
Hide
Principal Design Verification Engineer (200043319)
Redmond, Washington, United States
OnsiteFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Global provider of software, cloud, and AI technology solutions.
No qualifications or requirements provided in the posting.
1mo
Save
Mark Applied
Hide
Design Verification Engineering Lead - Silicon One
San Jose or New York City or New York or Washington or Illinois or United States or Canada
$211k-$305k/yr OnsiteFull Time
Cisco
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
5+ YOEDegree plus extensive ASIC DV experience (Bachelors+12/Masters+8/PhD+5), recent Verilog/SystemVerilog/UVM experience, scripting (Perl or Python), ASIC verification, emulation and bring-up experience.
Verilog, SystemVerilog, UVM, Perl, Python, Linux, C, C++, Veloce, Palladium, Zebu, HAPS, Jasper Gold, Cursor, Codex, CoPilot, P4
1w
Save
Mark Applied
Hide
Associate ASIC and/or FPGA Design and Verification Engineer
Tukwila, Washington, United States
$99k-$133k/yr OnsiteFull Time
Boeing
BoeingNYSE: BA: Designing and manufacturing commercial aircraft and defense systems.
2+ YOEUS-person requirement with ability to obtain U.S. Secret clearance; Bachelor's in engineering or related field; 2+ years ASIC/FPGA design or verification experience; SystemVerilog, hardware integration, and scripting experience.
SystemVerilog, System Verilog Assertions, UVM, HDL, LEC, CDC, linting, Palladium, JESD204C, PCIe, Ethernet, Make, Perl, Python, svn, cvs, git, Linux
1w
Save
Mark Applied
Hide
Associate ASIC and/or FPGA Design and Verification Engineer
Tukwila, Washington, United States
$99k-$133k/yr OnsiteFull Time
Boeing
BoeingNYSE: BA: Designs and manufactures aircraft, defense systems, and space technology.
2+ YOEUS-person requirement for security clearance, BS in related field, experience with ASIC/FPGA design and verification using SystemVerilog, hardware integration/testing, and scripting; typically 2+ years.
SystemVerilog, System Verilog Assertions, PalladiumPro, HDL, JESD204C, PCIe, Ethernet, Make, Perl, Python, svn, cvs, git, Linux
1d
Save
Mark Applied
Hide
Systems Engineer
Bothell, Washington, United States
$83k-$131k/yr OnsiteFull Time
Philips
PhilipsEuronext Amsterdam: PHIA: Manufactures medical imaging systems and personal care appliances.
0+ YOEBachelor's degree in engineering, experience or exposure to systems engineering, requirements management, verification, system design; strong communication and analytical skills.
Python, MATLAB
1mo
Save
Mark Applied
Hide
Design Engineer
Tacoma, Washington, United States
$83k-$87k/yr OnsiteFull Time
PCS Structural Solutions
PCS Structural Solutions: Provides structural engineering design services for vertical buildings.
0+ YOEBachelor's in Civil Engineering required; Master's in Structural Engineering preferred. 0-3 years experience preferred. Knowledge of Revit, strong technical and communication skills. Pre-employment background and degree verification required.
Revit
1w
Save
Mark Applied
Hide
Quality Engineer
Everett, Washington, United States
OnsiteFull Time
Fortive
FortiveNYSE: FTV: Manufactures professional instrumentation, industrial tools, and specialized software.
3+ YOE3-5 years' quality engineering experience, knowledge of FDA QMSR and ISO standards, CAPA/complaint/MRB experience, QMS verification/validation, statistical and Six Sigma tools, and fluency with MS Word/Excel/PowerPoint.
Microsoft Word, Microsoft Excel, Microsoft PowerPoint, FMEA, FTA, Ishikawa Diagram, Flow Chart, Pareto Chart, Histogram, Control Chart
2w
Save
Mark Applied
Hide
STINGRAI Systems Engineer (Engineer Systems 3)- 29220
Bremerton, Washington, United States
$95k-$150k/yr OnsiteFull Time
HII
HIINYSE: HII: Builds naval ships and provides global defense technology solutions.
5+ YOEExperience with systems engineering, MBSE, requirements development, verification/validation, interface design/integration, MOSA/SOSA, and ability to obtain/maintain a Secret clearance; 5+ years relevant experience typical for mid-level placement.
Model-Based Systems Engineering (MBSE), Cameo, Rhapsody, SysML, Modular Open Systems Approach (MOSA), Sensor Open Systems Architecture (SOSA)
1mo
Save
Mark Applied
Hide
Staff Electrical Engineer
El Segundo or Los Angeles or Washington or San Francisco or San Diego or Seattle or London
$150k-$210k/yr OnsiteFull Time
CHAOS Industries
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
8+ YOEBachelor's in Electrical Engineering with 8+ years experience in power and analog board design for high-reliability aerospace/defense systems; EMI/EMC, verification, production support, and ability to obtain U.S. security clearance.