3w
Save
Mark Applied
Hide
ASIC Design Engineer
Markham or Vancouver
$155k-$233k/yr HybridFull Time
Experienced ASIC engineer with RTL/Verilog/System Verilog skills, synthesis and timing closure experience, bachelor's degree in EE/CS/CE, strong communication and leadership abilities.
Formality, CDC & Linting tools, Design Compiler/FX, Verilog, System Verilog
3w
Save
Mark Applied
Hide
ASIC Design Engineer
Markham or Vancouver
$155k-$233k/yr HybridFull Time
Proven ASIC/RTL design experience; strong Verilog/SystemVerilog skills; experience with synthesis and timing closure tools; BSc in EE/CS/CE; strong communication and problem-solving.
Formality, CDC & Linting tools, Design Compiler/FX, Verilog, System Verilog, EMR
3w
Save
Mark Applied
Hide
ASIC Design Engineer
Markham or Vancouver
HybridFull Time
Proven ASIC/RTL design experience, strong Verilog/SystemVerilog skills, experience with synthesis and timing flows, bachelor’s degree in EE/CS/CE, strong communication and problem-solving abilities.
Formality, CDC, Linting tools, Design Compiler/FX, Verilog, System Verilog
1w
Save
Mark Applied
Hide
ASIC Physical Design Technical Leader
Vancouver, British Columbia, Canada
$142k-$182k/yr HybridFull Time
8+ YOEBachelor's/Master's/PhD in Electrical Engineering with extensive physical design experience; Fullchip and RTL-to-GDSII flow experience in advanced process nodes; proficiency with EDA tools, UPF, Python and AI tools.
Innovus, Tempus, Primetime, Redhawk, Voltus, Calibre, Pegasus, Python, UPF, AI tools
2w
Save
Mark Applied
Hide
Validation Engineer
Vancouver, British Columbia, Canada
$65k-$70k/yr HybridFull Time
1+ YOE1+ years programming in C/C++ and Python, experience with git and Atlassian Suite, understanding of ASIC/SSD concepts, bachelor's or master's in engineering/computer science or equivalent.
C, C++, Python, git, Atlassian Suite, NVMe
3w
Save
Mark Applied
Hide
Principal RTL Design Engineer
Burnaby, British Columbia, Canada
$86k-$186k/yr OnsiteFull Time
2+ YOE2+ years ASIC development experience; strong RTL design/verification skills in Verilog/SystemVerilog/VHDL; experience with lab debugging, C/C++, scripting (Python, Perl, TCL, Shell); degree in electrical/computer engineering or related field.
Verilog, SystemVerilog, VHDL, C, C++, Python, Perl, TCL, Shell, oscilloscope, logic analyzer
1mo
Save
Mark Applied
Hide
Staff Embedded Software Engineer
Vancouver, British Columbia, Canada
OnsiteFull Time
10+ YOEBachelor’s or Master’s in EE/CE or related, 10+ years embedded software experience, deep C/C++ expertise, RTOS/Linux kernel development, Zephyr OS experience, ARM or RISC-V proficiency, low-level hardware interface knowledge, debugging new silicon.
C, C++, RTOS, Zephyr OS, Linux kernel, ARM Cortex-M, ARM Cortex-A, RISC-V, JTAG, Oscilloscope, Logic Analyzer, SPI, I2C, UART, GPIO, ASIC, FPGA, Git, Jenkins, CI/CD, PMBus, AVSBus, SVI3, PWMVID, SVID
6d
Save
Mark Applied
Hide
Expert/Principal Software Engineer
Vancouver, British Columbia, Canada
$140k-$210k/yr RemoteFull Time
7+ YOEExtensive system software experience with C/C++/Python, Linux driver/API development, ASIC/hardware interfacing, distributed systems and strong software engineering and troubleshooting skills.
C, C++, Python
1mo
Save
Mark Applied
Hide
SSD Architect
San Jose or Rancho Cordova or Longmont or Vancouver
$196k-$314k/yr HybridFull Time
5+ YOEBachelor's in computer engineering or computer science, 5+ years in embedded systems architecture with ASIC and/or firmware experience; SSD domain expertise, system-level architecture, and cross-functional leadership.
PCIe, NVMe, ASIC
Explore Jobs