24 asic engineer jobs at 8 companies in Wilmer, TX
3w
Save
Mark Applied
Hide
Senior ASIC/FPGA Design Engineer
McKinney, Texas, United States
$87k-$165k/yr OnsiteFull Time
5+ YOEBachelor's in STEM,5+ years FPGA/ASIC design and RTL experience,experience with Xilinx/Altera and high-speed interfaces,Python/Perl/Shell scripting,ability to obtain U.S. government security clearance;U.S. citizenship required.
Xilinx, Altera, Python, Perl, Shell, System Verilog, UVM, MATLAB, PCI/PCIe, VPX, Gb Ethernet, Ienterlaken
1w
Save
Mark Applied
Hide
RTL Design Engineer
Richardson, Texas, United States
HybridFull Time
Bachelor’s or master’s degree in engineering; experienced Verilog/SystemVerilog RTL designer with ASIC/SoC flows, synthesis, verification debug, EDA tools, and cross-functional IC development experience.
Verilog, SystemVerilog, ASIC, SoC, Electronic Design Automation (EDA), CDC, APR
1mo
Save
Mark Applied
Hide
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead (Remote)
San Jose or Research Triangle Park or Acton or Dallas or Tempe or Cary or Carlsbad or Colorado Springs
$184k-$264k/yr RemoteFull Time
3+ YOEBachelor's/MS/PhD in Electrical Engineering with 3+ to 8+ years SI/PI experience; expertise in high-speed design, SI/PI simulation, layout review, SPICE; mentoring and leadership experience.
Cadence Sigrity, Ansys HFSS, Keysight ADS, Cadence APD, Ansys EM, SPICE, Vector Network Analysis, IBIS
2w
Save
Mark Applied
Hide
Digital IC Design Engineer - USB Products
Dallas, Texas, United States
OnsiteFull Time
2+ YOEBachelor's in Electrical/Computer Engineering, 2 years digital design experience, Verilog experience, understanding of digital logic and ASIC design flow, and strong problem-solving skills.
Verilog, System Verilog, AMS, UVM, Perl, Tcl, Python
1d
Save
Mark Applied
Hide
Principal Digital Design Engineer / Chip Lead
Minneapolis or Richardson or Boise
OnsiteFull Time
10+ YOEBS, MS, or PhD in engineering; 10+ years of ASIC/digital design experience with prior tape-out; expert SystemVerilog; synthesis, timing analysis, RTL simulation, CDC, IP integration, and technical leadership experience.
SystemVerilog, Synopsys Design Compiler, Cadence Genus, PrimeTime, Tempus, VCS, Xcelium, Verdi, DVE, SpyGlass, JasperGold CDC, I2C, PRBS
1d
Save
Mark Applied
Hide
Principal Digital Design Engineer / Chip Lead
Minneapolis or Richardson or Boise
OnsiteFull Time
10+ YOEBS, MS, or PhD in engineering; 10+ years of ASIC/digital design experience and prior tape-out; expert SystemVerilog; synthesis, timing analysis, RTL simulation, CDC, IP integration, and technical leadership experience.
SystemVerilog, Synopsys Design Compiler, Cadence Genus, PrimeTime, Tempus, VCS, Xcelium, Verdi, DVE, SpyGlass, JasperGold CDC, SDC, I2C, SerDes, DDR, PRBS, DFT, ATPG
3w
Save
Mark Applied
Hide
Aircraft Structural Dynamics Engineer
Wichita or Tucson or Opa-locka or Fort Worth or Windsor
OnsiteFull Time
15+ YOEUniversity engineering degree, 15+ years technical experience (10+ in aeronautics), 5+ years FPGA/ASIC or embedded software, knowledge of airborne software/hardware standards, DOORS/JAMA experience, C/C++/Ada95/Assembly/Python, OIQ membership preferred.
DOORS, JAMA, C, C++, Ada95, Assembly, Python
1d
Save
Mark Applied
Hide
Responsible Systems Engineer V, Avionics, Secret clearance
Littleton or Englewood or Littleton or Colorado or Sunnyvale or California or New York City or New Jersey or Denver or Pennsylvania or Connecticut or Dallas or Florida or Grand Prairie or Marietta or Camden or Kentucky or Ocala or Lufkin or Washington
$145k-$270k/yr OnsiteFull Time
8+ YOEBachelor's degree in electrical engineering or related field, 8+ years' experience, avionics systems design and integration expertise, technical leadership, Agile and Model Based Engineering experience, and active DoD Secret clearance.
Model Based Engineering, Agile, Flight Computers, FPGA, ASIC, AI
1mo
Save
Mark Applied
Hide
Senior Program Manager
Allen, Texas, United States
OnsiteFull Time
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
15+ YOEBachelor's in EE or related, 15+ years semiconductor experience with program/product development, ASIC/mixed-signal PM experience, strong technical, analytical and communication skills, ability to lead cross-functional teams.
RTL, DV, DFT, PD, emulation, FW, ASIC
1mo
Save
Mark Applied
Hide
System Architect, Custom Silicon
Richardson, Texas, United States
$171k-$296k/yr OnsiteFull Time
Proven track record delivering complex semiconductor products; expertise in system architecture for ASICs/SoCs/MCUs; processor, memory, interconnect and security knowledge; cross-functional leadership and customer-facing skills; bachelor\u0002s degree required.
Explore Jobs