34 design verification engineer jobs at 24 companies in Fairfield, CA
1mo
Save
Mark Applied
Hide
Design Verification Engineer
San Francisco, California, United States
OnsiteFull Time
Digital-focused design verification for pre-silicon IP: DV methodology, test-plan and verification environment development, test writing, debug, coverage, and RTL sign-off for tape-out.
1d
Save
Mark Applied
Hide
Sr. FPGA Design & Verification Engineer
San Francisco, California, United States
$137k-$188k/yr HybridFull Time
2+ YOEMaster's degree plus 2+ years or bachelor's degree plus 3+ years of engineering experience; expertise in FPGA and RTL design, VHDL, Verilog, SystemVerilog, simulation, verification, debugging, laboratory equipment, and scripting.
VHDL, Verilog, SystemVerilog, Questa, ModelSim, Python, Tcl, MATLAB, shell scripting, oscilloscopes, logic analyzers
1w
Save
Mark Applied
Hide
Intern - Design Verification Infrastructure Engineer - Platform
Santa Clara or Austin or Berkeley or Boston
OnsiteFull Time
Software engineering experience with a compiled and a scripting language, modern engineering practices, production deployments; familiarity with Chisel/CIRCT/MLIR and EDA flows preferred.
Chisel, CIRCT, MLIR, Scala, Python
1d
Save
Mark Applied
Hide
Sr. FPGA Design & Verification Engineer
San Francisco or Oakland
$137k-$188k/yr HybridFull Time
2+ YOERequires a master's degree plus 2+ years, bachelor's degree plus 3+ years, or equivalent experience; FPGA/RTL design, VHDL, Verilog, SystemVerilog, simulation, debugging, scripting, and laboratory equipment experience.
VHDL, Verilog, SystemVerilog, Questa, ModelSim, Python, Tcl, MATLAB, shell scripting, oscilloscopes, logic analyzers, FPGA
2mo
Save
Mark Applied
Hide
Design Verification Intern
Burlingame, California, United States
$45-$60/hr OnsiteTemporary
Pursuing a Bachelor's/Master's/PhD in CS/EE; knowledge of verification methods for CPU/GPU; proficient in SystemVerilog/SystemC/C++; UVM a plus; able to document test plans, write/debug tests, and generate coverage; strong problem-solving and communication.
SystemVerilog, SystemC, C/C++, UVM, Python
2w
Save
Mark Applied
Hide
Sr. Reliability/Verification Engineer
San Francisco, California, United States
$140k-$200k/yr OnsiteFull Time
8+ YOE8+ years designing and executing reliability and verification strategies for rugged electromechanical and compute systems; FMEA/RCA experience; reliability physics, HALT, thermal and vibration testing; functional safety knowledge preferred.
4w
Save
Mark Applied
Hide
Senior Electrical Engineer — Verification & Test
Alameda, California, United States
OnsiteFull Time
5+ YOEBachelor's in electrical engineering,5+ years experience,hands-on lab debugging,verification protocol development,custom test hardware design,Altium and scripting experience,knowledge of FDA design controls/ISO 13485.
Altium Designer, Python, MATLAB, LabVIEW, TestStand, National Instruments, Keithley
1mo
Save
Mark Applied
Hide
IP Logic Design Engineer
Rancho Cordova, California, United States
$105k-$165k/yr OnsiteFull Time
7+ YOEMS in ECE with 7+ years or BS with 9+ years; expertise in Verilog/SystemVerilog and ASIC flow (RTL, synthesis, STA, ECO); experience with lint, CDC/RDC analysis, verification tools, scripting, and pre/post-silicon debug; 3D NAND experience preferred.
SystemVerilog, Verilog, RTL, synthesis, Static Timing Analysis (STA), ECO, lint tools, CDC/RDC analysis, SystemVerilog Assertions (SVAs), Gate-level simulation (GLS), Design for Testability (DFT)
1mo
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
6d
Save
Mark Applied
Hide
Software Engineer, Silicon Design Methodology
San Francisco, California, United States
$225k-$380k/yr HybridFull Time
Strong software engineering in C++, Python, Rust, or similar systems languages; experience with engineering infrastructure, developer tools, EDA/CAD, compilers, verification, RTL/IP integration, and digital design.
C++, Python, Rust, EDA, CAD, RTL, IP, SoC
1mo
Save
Mark Applied
Hide
Senior Hardware Test Engineer
Fremont or California or United States
$170k-$221k/yr HybridFull Time
5+ YOE5+ years in test engineering/design verification for electrical or mechatronic systems; experience with actuators, motor controllers, sensors, EtherCAT, lab instrumentation, Python scripting, and subsystem-level verification; BS in related field required.
EtherCAT, Python, oscilloscopes, logic analyzers, DAQs, power supplies, environmental test equipment, motor controllers, PCBAs, sensors
1mo
Save
Mark Applied
Hide
Staff Electrical Engineer
El Segundo or Los Angeles or Washington or San Francisco or San Diego or Seattle or London
$150k-$210k/yr OnsiteFull Time
8+ YOEBachelor's in Electrical Engineering with 8+ years experience in power and analog board design for high-reliability aerospace/defense systems; EMI/EMC, verification, production support, and ability to obtain U.S. security clearance.
1w
Save
Mark Applied
Hide
Mechanical Engineer
South San Francisco, California, United States
OnsiteFull Time
5+ YOE5+ years mechanical/electromechanical design experience delivering complex subsystems through NPI to production; strong CAD, FEA, manufacturability, mechanism and actuator design, and verification/test skills.
NX, SolidWorks
4w
Save
Mark Applied
Hide
R&D Engineer (Medical Device)
South San Francisco, California, United States
$100k-$120k/yr HybridFull Time
2+ YOEBachelor's in engineering (preferred), 2+ years R&D experience, SolidWorks proficiency, strong documentation and multitasking skills, and ability to support design control and verification testing.
SolidWorks, Microsoft Word, Microsoft Excel, Microsoft PowerPoint
1mo
Save
Mark Applied
Hide
Sr. Electrical Engineer, Bee
San Francisco, California, United States
$158k-$214k/yr OnsiteFull Time
Experience developing functional specifications, design verification plans, and functional test procedures; PCB and component selection experience; expertise in design validation, compliance testing (FCC/CE), BOM management, and cross-functional product development.
1mo
Save
Mark Applied
Hide
Manager, Mechanical Design Engineering
Berkeley, California, United States
$192k-$223k/yr OnsiteFull Time
7+ YOE2+ MgmtBachelor’s in Mechanical Engineering,7+ years mechanical design experience,2+ direct reports,FEA and SolidWorks proficiency,DFMA and sheet metal expertise,GD&T (ASME Y14.5-2018),ability to lead verification and production transitions.
SolidWorks, FEA, GD&T (ASME Y14.5-2018)
3mo
Save
Mark Applied
Hide
Senior Electronic Characterization Engineer (San Francisco, CA, US)
San Francisco, California, United States
$73k-$174k/yr OnsiteFull Time
5+ YOEBachelor’s or Master’s degree in Electrical Engineering; 5+ years in electrical characterization/validation/design verification; ECU testing experience in infotainment/telematics; bench testing and lab instrumentation; experience with automated test environments
Oscilloscopes, Power supplies, Multimeters, Automation frameworks
3w
Save
Mark Applied
Hide
Lead Photonics Integrated Circuit Engineer
San Francisco or United States
HybridFull Time
PhD in physics/EE with deep expertise in quantum photonics, semiconductor process integration, PIC design/tape-out, modelling and characterization; experience with Cadence Virtuoso, verification flows and photonic simulation tools.
C++, Python, SKILL, TCL, HDL, MATLAB, Lumerical, COMSOL, MEEP, Cadence Virtuoso, Calibre, Hercules, ICV, Dracula, Primeyield, Verilog-A
1mo
Save
Mark Applied
Hide
Sr. Staff Firmware Engineer (Embedded OTA & Uptane Security Platform)
Sunnyvale or San Francisco
$189k-$267k/yr OnsiteFull Time
Design and implement embedded OTA/Uptane client frameworks with cryptographic verification; develop safety-critical firmware in C for bare-metal/RTOS and Python host tooling; optimize storage (eMMC, UFS, QSPI) and A/B dual-bank update systems.
Uptane, eMMC, UFS, QSPI, C, Python, RTOS, bootloader
1mo
Save
Mark Applied
Hide
Sr. Systems Engineer, Medical Device
Union City, California, United States
$130k-$150k/yr OnsiteFull Time
5+ YOEBachelor's in engineering (5+ years) or advanced degree with relevant experience; strong systems engineering, analytical, and testing skills; experience with design history files, verification/validation, and Office/MATLAB/LabVIEW tools.
MATLAB, LabVIEW, EA, Microsoft Outlook, Microsoft Excel, Microsoft Word, Microsoft PowerPoint, Microsoft Visio, Microsoft Project
Explore Jobs
Expand Your Job Search
Top Cities Near Fairfield for Design Verification Engineer
- Design Verification Engineer jobs in San Francisco, CA
- Design Verification Engineer jobs in Sacramento, CA
- Design Verification Engineer jobs in Oakland, CA
- Design Verification Engineer jobs in Stockton, CA
- Design Verification Engineer jobs in Fremont, CA
- Design Verification Engineer jobs in Santa Rosa, CA
- Design Verification Engineer jobs in Elk Grove, CA
- Design Verification Engineer jobs in Hayward, CA
- Design Verification Engineer jobs in Concord, CA
- Design Verification Engineer jobs in Vallejo, CA
- Design Verification Engineer jobs in Berkeley, CA
- Design Verification Engineer jobs in Antioch, CA
- Design Verification Engineer jobs in Richmond, CA
- Design Verification Engineer jobs in Daly City, CA
- Design Verification Engineer jobs in San Mateo, CA
- Design Verification Engineer jobs in Vacaville, CA
- Design Verification Engineer jobs in San Leandro, CA
- Design Verification Engineer jobs in Livermore, CA
- Design Verification Engineer jobs in Tracy, CA
- Design Verification Engineer jobs in Napa, CA