170 design verification engineer jobs at 45 companies in Granger, TX
2mo
Save
Mark Applied
Hide
Design Verification Engineer
Lakeway or Austin
OnsiteFull Time
7+ YOEBSc/MSc in engineering or CS, 7+ years verification experience, expert SystemVerilog/UVM development, protocol verification (AXI, DDRx, PCIe, USBx), verification planning, and ability to travel; eligible to work in the US.
SystemVerilog, UVM, Specman/e, C, C++, Python, Perl
3w
Save
Mark Applied
Hide
Design Verification Engineer
Raleigh or Hillsboro or Austin or Mountain View or Redmond
$102k-$202k/yr HybridFull Time, Contract
1+ YOEMaster's+1 or Bachelor's+2 years technical engineering experience (or equivalent); verification of silicon/IP using UVM/System Verilog/Formal; Python scripting; knowledge of CHI/AMBA/PCIe/CXL preferred; pass Microsoft Cloud Background Check and export-control screening.
UVM, Formal, System Verilog, Python
2mo
Save
Mark Applied
Hide
Senior CPU Design Verification Engineer
Austin or Phoenix
$142k-$200k/yr HybridFull Time
4+ YOE4+ years in design verification; SystemVerilog/UVM; pre-silicon CPU/SoC verification; strong debugging; Bachelor's or Master in Electrical or Computer Engineering.
SystemVerilog, UVM, EDA tools, Python, Linux
4w
Save
Mark Applied
Hide
Design Verification Engineer -Staff
Austin, Texas, United States
$154k-$231k/yr OnsiteFull Time
2+ YOEDegree in electrical/computer engineering or computer science and minimum 2 years experience in software/electrical/systems engineering with microprocessor design experience.
1mo
Save
Mark Applied
Hide
ASIC Engineer, Design Verification
Sunnyvale or Austin
$146k-$209k/yr OnsiteFull Time
6+ YOEBachelor's in CS/CE or equivalent; 6+ years SystemVerilog/UVM or C/C++ verification and IP/SoC level verification experience; EDA tools and scripting (Python, TCL, Perl, Shell).
SystemVerilog, UVM, C, C++, Python, TCL, Perl, Shell, Mercurial, Hg, Git, SVN, SV Assertions, Formal, Emulation, PCIe, RoCE, DDR, HBM, Ethernet
2mo
Save
Mark Applied
Hide
Design Verification (DV) Engineer
Mountain View or Austin
$200k-$320k/yr OnsiteFull Time
Expert SystemVerilog and UVM verification skills; hands-on experience with logic simulators and waveform debuggers; coverage-driven verification, assertion and regression infrastructure experience; optional formal, Python/Tcl scripting, and RISC-V familiarity.
SystemVerilog, UVM, Synopsys VCS, Cadence Xcelium, Synopsys Verdi, Cadence SimVision, Python, Tcl, LLVM, RISC-V
2mo
Save
Mark Applied
Hide
Design Verification Engineer
Austin, Texas, United States
OnsiteFull Time
Verify high-throughput cellular baseband modems and transceiver link controllers; strong problem solving and technical aptitude for complex engineering challenges.
4w
Save
Mark Applied
Hide
Design Verification Engineer (Silicon Engineering)
Austin, Texas, United States
OnsiteFull Time
1+ YOEBachelor's in EE/CS/CE,1+ years design verification experience,SystemVerilog/UVM and testbench development,Python/MATLAB scripting,ability to meet U.S. ITAR eligibility.
SystemVerilog, UVM, Python, MATLAB
2mo
Save
Mark Applied
Hide
Design Verification Engineer (Einfochips)
Austin or San Jose
OnsiteFull Time
6+ YOE6+ years in System Verilog HVL and C/C++, 6+ years in UVM; strong testbench development, debug, and verification closure; experience with DSP, scripting, and version control tools.
SystemVerilog, HVL, C, C++, UVM, SVTB, Make, Perl, Python, Bugzilla, Subversion
17h
Save
Mark Applied
Hide
ASIC Design Verification Engineer
Austin, Texas, United States
HybridFull Time
3+ YOESeveral years of industry RTL verification experience in IP, ASIC, or SoC; SystemVerilog and UVM expertise; testbench architecture; RTL debug; scripting; and a bachelor's or master's degree in electrical or computer engineering preferred.
SystemVerilog, UVM, TCL, Python, Perl, Linux, GIT, LSF
2mo
Save
Mark Applied
Hide
Sr. Modem Design Verification Engineer
Austin, Texas, United States
$125k-$231k/yr OnsiteFull Time
5+ YOEBSEE/CE required, 5+ years digital design verification experience (modem/PHY preferred), SystemVerilog/UVM, scripting (Python/Perl), strong debugging and verification methodology skills.
SystemVerilog, UVM, SystemVerilog Assertions (SVA), Python, Perl, C/C++, MATLAB
2mo
Save
Mark Applied
Hide
Principal Engineer, Design Verification Engineering
Austin, Texas, United States
$198k-$251k/yr HybridFull Time
10+ YOEMaster's in EE/CE (or equivalent) and 10+ years verification experience; expertise in System Verilog, UVM/OVM, Verilog, C/C++, Perforce or Git, EDA tools, scripting (Python/Perl/Shell), and pre/post-silicon verification including ARM or RISC-V subsystems.
System Verilog, UVM, OVM, Verilog, C, C++, Perforce, Git, EDA tools, Python, Perl, Shell
1mo
Save
Mark Applied
Hide
ASIC Design Verification Engineer
Austin, Texas, United States
$156k-$268k/yr OnsiteFull Time
Develop and execute IP verification architectures and test plans using System Verilog, UVM, SystemC, Verilog and C/C++; debug regressions, analyze coverage, and participate in code reviews. BS/MS in engineering or CS required. This role is not eligible for visa sponsorship.
System Verilog, UVM, SystemC, Verilog, C, C++, Linux, Windows, VIP
2mo
Save
Mark Applied
Hide
Design & Verification Engineer, Analog Power Management (7682)
Austin, Texas, United States
$120k-$170k/yr OnsiteMultiple Commitments Available
7+ YOEMSEE with 7+ years in power management design/verification; SIMPLIS experience; PCB design/layout for power; IC design/packaging; strong teamwork; power delivery modeling
SIMPLIS, PCB Design, Power Delivery Modeling
17h
Save
Mark Applied
Hide
ASIC Design Verification Engineer (784248)
Austin, Texas, United States
HybridFull Time
3+ YOESeveral years of industry RTL verification experience in IP, ASIC, or SoC; SystemVerilog and UVM expertise; testbench architecture; RTL debugging; scripting with TCL, Python, or Perl; and a bachelor's or master's degree in engineering or equivalent experience.
SystemVerilog, UVM, TCL, Python, Perl, Linux, GIT, LSF, AMBA APB, AXI, ACE-Lite, CHI
2mo
Save
Mark Applied
Hide
Digital Design Verification, Principal Engineer-17853
Austin, Texas, United States
$166k-$249k/yr OnsiteFull Time
12+ YOE12+ years IP/SoC verification experience, proficiency with Synopsys verification tools, agentic AI exposure, scripting in SystemVerilog/UVM/Tcl/Python, and BS/MS in electrical/electronics/computer engineering.
VCS, Verdi, VMS Execution Manager, Verdi Planner (HVP), VIPs, Cursor, Microsoft VS Code co-pilot, SystemVerilog, UVM, Tcl, Python
1w
Save
Mark Applied
Hide
Staff Design Verification Engineer – High Performance CPU Core
Austin or Santa Clara
OnsiteFull Time
7+ YOE7+ years ASIC/CPU/SoC design verification experience, strong SystemVerilog and UVM skills, CPU microarchitecture knowledge, BS in EE/CE/CS, strong debug and verification strategy abilities.
SystemVerilog, UVM, Python, C, C++
3mo
Save
Mark Applied
Hide
Satellite Design Verification Engineer, Amazon Leo
Austin or Sunnyvale or Redmond or San Diego
$136k-$184k/yr OnsiteFull Time
5+ YOE2+ years UVM, C, SystemC, and scripting; 5+ years verification for communication systems; Bachelor's degree in Electrical Engineering.
UVM, C, SystemC, DPI-C, SystemVerilog, Matlab
4w
Save
Mark Applied
Hide
Senior GPU Design Verification Engineer (GCDV)
Austin or San Jose
$124k-$208k/yr OnsiteFull Time
2+ YOE2+ years verification experience with GPU/CPU/semiconductor designs, SystemVerilog/C++/Python skills, understanding of computer architecture and graphics pipelines, strong communication and debugging skills.
SystemVerilog, C++, python
2mo
Save
Mark Applied
Hide
Sr. Modem Design Verification Engineer
Austin, Texas, United States
$125k-$231k/yr OnsiteFull Time
5+ YOEBachelors in EE/CE or related; 5+ years verification experience (modem/PHY preferred); SystemVerilog and UVM experience; scripting with Python/Perl; strong debugging and wireless/DSP knowledge.
SystemVerilog, UVM, SystemVerilog assertions (SVA), Python, Perl, C/C++, MATLAB
Explore Jobs