76 design verification engineer jobs at 40 companies in Woonsocket, RI
3w
Save
Mark Applied
Hide
Staff Engineer, Design Verification Engineering
Wilmington, Massachusetts, United States
$172k-$210k/yr HybridFull Time
4+ YOEMaster's+4yrs or Bachelor's+6yrs in relevant engineering; experience with System Verilog and UVM, metric-driven verification, simulation debug, IP/VIP integration, verification planning, and scripting for automation.
UVM, System Verilog
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in Electrical or Computer Engineering; 5+ years hardware verification with SystemVerilog/UVM; RTL verification; strong SystemVerilog/UVM; experience with industry EDA tools; US citizenship and active Secret clearance; willingness to travel up to 10%
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, Python, TCL
1mo
Save
Mark Applied
Hide
ASIC Design Verification Engineer
Irvine or Andover or Broomfield
$129k-$207k/yr OnsiteFull Time
3+ YOEConstrained-random design verification experience using System Verilog/UVM, coverage-driven methodologies, experience with VCS/Incisive and scripting (Python/Perl). Degree with significant related experience required (varies by degree).
System Verilog, UVM, VCS, Incisive, Python, Perl
1w
Save
Mark Applied
Hide
Senior Staff Engineer, Design Verification
Westborough, Massachusetts, United States
$151k-$223k/yr OnsiteFull Time
3+ YOEBachelor's with 5+ years or Master's/PhD with 3+ years in digital design/verification; expertise in UVM, constrained-random verification, SVA, RTL debug; C/C++ and scripting (Python/Perl); Linux experience.
UVM, SystemVerilog, SystemVerilog Assertions (SVA), C, C++, Python, Perl, Linux
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE or related,5+ years hardware verification experience with SystemVerilog/UVM,experience with industry EDA tools,US citizenship and active Secret clearance required,ability to travel up to 10%.
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, AMD/Xilinx Vivado, Altera Quartus, Microchip Libero, TCL, Perl, Python, Linux
1mo
Save
Mark Applied
Hide
Senior Staff Design Verification Engineer – Coherent Interconnect
Boston or Austin
OnsiteFull Time
8+ YOE8+ years ASIC/SoC design verification experience, strong SystemVerilog and Python skills, deep knowledge of cache-coherent interconnects and protocols (CHI, ACE, CXL, AXI), BS/MS in EE/CE/CS, strong communication and leadership.
SystemVerilog, Python
2mo
Save
Mark Applied
Hide
CPU Design Verification Engineer
Cambridge or Boston
OnsiteFull Time
3+ YOEBS plus 3+ years in CPU architecture/digital logic; experience with test plans/testbenches; languages C, C++, or SystemVerilog.
SystemVerilog, C, C++, assembly, testbenches
2w
Save
Mark Applied
Hide
Design Verification Engineer – Physical AI Compute
Santa Clara or Austin or Boston
$75k-$275k/yr OnsiteFull Time
Experience verifying complex digital/SoC systems with SystemVerilog/UVM, C/C++, assertions, formal, emulation and debugging across HW/SW boundaries.
SystemVerilog, UVM, C, C++, formal verification, emulation, FPGA
1mo
Save
Mark Applied
Hide
Modem HW Design Verification Engineer – AI Driven Next Gen Modem Hardware Development
San Diego or Santa Clara or Boxborough
$128k-$192k/yr OnsiteFull Time
1+ YOEDegree in computer/electrical engineering or related field (BS/MS/PhD) with 1+ years (MS) or 2+ years (BS) engineering experience. Experience in verification planning, SystemVerilog/UVM, RTL languages, C/C++, Python/Perl, Unix/Linux scripting, and GenAI/ML-assisted verification preferred.
SystemVerilog, UVM, OVM, Verilog, VHDL, C, C++, SystemC, Python, Perl, Unix/Linux shell scripting, Makefiles, XML, RTL
1mo
Save
Mark Applied
Hide
Design Verification & Test Development Engineer
Bedford, Massachusetts, United States
$64k-$92k/yr OnsiteFull Time
3+ YOE3+ years developing and executing test methods for electromechanical products; BS in Engineering; Python and data analysis (Pandas, NumPy, Matplotlib); experience with test equipment (LabVIEW, PLC, Raspberry Pi, HALT/thermal/vibration chambers); strong communication and problem solving.
Python, Pandas, NumPy, Matplotlib, PLC, Raspberry Pi, LabVIEW, C#, HALT chambers, thermal chambers, vibration tables, power analyzers, pneumatics, oscilloscopes, multi-meters, AI
1w
Save
Mark Applied
Hide
Formal Verification Engineer
Boxborough or Austin or Boston or Santa Clara
HybridFull Time
8+ YOE8+ years design verification experience with strong focus on formal verification, proficiency with VC Formal/JasperGold, SVA, formal methods, and scripting (TCL, Python, Perl); Bachelors/Masters in CE/EE.
VC Formal, JasperGold, SystemVerilog Assertions (SVA), TCL, Python, Perl
1mo
Save
Mark Applied
Hide
Mechanical Design Engineer
Hudson, Massachusetts, United States
$80k-$100k/yr OnsiteFull Time
5+ YOEBachelor's in Mechanical Engineering (ABET), 5+ years mechanical design experience, 3+ years SolidWorks, COSMOS experience preferred, heavy-structure and subsystem design, vendor sourcing, verification and validation.
SolidWorks, COSMOS
2w
Save
Mark Applied
Hide
MTS, Analog Design Engineer
East Greenwich, Rhode Island, United States
$128k-$219k/yr OnsiteFull Time
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
8+ YOEBS or MS in Electrical Engineering,8+ years mixed-signal design/verification,strong CMOS analog skills,experience with charge pumps,LDOs,gate drivers,debugging silicon,and leading simulations and verification.
Simplis, MATLAB, Cadence Spectre
2mo
Save
Mark Applied
Hide
Physical Design Engineer
Westford, Massachusetts, United States
$116k-$219k/yr OnsiteFull Time
3+ YOEBSEE/MSEE or equivalent; 3+ years VLSI physical design on 5/4/3nm; expertise in P&R, timing closure, power/clock distribution, verification; experience with Synopsys/Cadence EDA tools; Python/Perl/Tcl/Make scripting.
ICC2, DC, PT, STAR, ICV, Genus, Innovus, Tempus, Python, Perl, Tcl, Make
1mo
Save
Mark Applied
Hide
Engineer: Sr. Electrical Design Engineer
Cambridge, Massachusetts, United States
$80k-$110k/yr OnsiteFull Time
5+ YOEMaster's in EE, 5+ years product development experience, PCB and embedded hardware design, Altium/Eagle, C/Assembly, verification/validation, FDA/ISO 13485 experience, LabVIEW/MATLAB/Simulink familiarity.
Altium, Autodesk Eagle, C, Assembly, Verilog, VHDL, FPGA, ASIC, LabVIEW, MATLAB, Simulink, Java, Android, oscilloscopes, logic analyzers
1w
Save
Mark Applied
Hide
Sr. Design Assurance Engineer - Risk Management
Marlborough or Newark
$98k-$153k/yr OnsiteFull Time
Provide design control, risk management, verification/validation, and quality system support for regulated medical devices across the product lifecycle.
1mo
Save
Mark Applied
Hide
Principal Engineer Pre-Silicon Digital Verification
Andover or Austin or El Segundo
$146k-$201k/yr OnsiteFull Time
Expertise in ASIC design and digital/mixed-signal verification, System Verilog and UVM, scripting (Unix/Linux shell, Perl, Python), testbench and coverage development, formal verification and analog behavioral modeling.
System Verilog, UVM, Unix/Linux shell, Perl, Python
6d
Save
Mark Applied
Hide
Mechatronics Test Engineer, Hardware Verification and Validation
North Reading, Massachusetts, United States
$137k-$186k/yr OnsiteFull Time
Develop and execute test programs and verification plans for robotic hardware, design and operate test benches, analyze test data, and produce test reports.
2mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Senior Staff
Andover or Chelmsford
$145k-$289k/yr OnsiteFull Time
Bachelor's in EE (or equivalent), HDL experience (VHDL/Verilog/SystemVerilog), FPGA toolchain experience (Vivado/Quartus), FPGA simulation/verification (UVM, Synopsys VCS, SystemC), Git/GitLab, ability to obtain Secret clearance and U.S. citizenship required.
VHDL, Verilog, SystemVerilog, Xilinx Vivado, Intel Quartus, UVM, SystemC, Python, Synopsys VCS, GitLab, Git, C, C++, Altera, Microchip, Xilinx
1mo
Save
Mark Applied
Hide
Principal Electrical Engineer - FPGA Design
Tewksbury or Marlborough
$108k-$205k/yr OnsiteFull Time
8+ YOESTEM degree and 8+ years experience; expertise in digital FPGA design (VHDL/Verilog), AMD/Xilinx or Intel/Altera devices, synthesis tools, timing closure, verification, and ability to obtain/maintain DoD Secret clearance.
VHDL, Verilog, AMD, Xilinx, Intel, Altera, Actel, Microsemi, Microchip, Synplify, Xilinx Vivado, Intel Quartus Pro, Chipscope, Signal Tap, Questasim, Linux, C/C++, Shell, Perl, Python, GbE, DDR, JESD, PCIE
Explore Jobs