102 engineer digital design engineering jobs at 44 companies in Manteca, CA
2w
Save
Mark Applied
Hide
Digital Design Engineer
San Jose, California, United States
$166k-$229k/yr OnsiteFull Time
Master's degree in electrical, electronics, or computer engineering required. Requires C/C++ or Python, Verilog, VLSI design, signal processing, digital and analog IC design, design automation, and computer architecture knowledge.
C, C++, Python, Verilog
3d
Save
Mark Applied
Hide
Associate Digital Design Engineer
San Jose, California, United States
$86k-$118k/yr OnsiteFull Time
0+ YOEBachelor's or master's degree in electrical or computer engineering preferred; 0–2 years' digital design experience; Verilog/SystemVerilog, RTL, simulation, verification, synthesis, and analytical skills.
Verilog, SystemVerilog, RTL, Python, Perl, Tcl, Shell
1mo
Save
Mark Applied
Hide
Digital Design Engineer
San Jose, California, United States
$130k-$200k/yr OnsiteFull Time
5+ YOEBS/MS/PhD in EE/CE,5+ years digital RTL design experience,SystemVerilog proficiency,ASIC flow and EDA tool experience,high-speed SerDes/DSP knowledge,Python/MATLAB/C++ familiarity.
System Verilog, Synopsys, Cadence, Siemens, Python, MATLAB, C++
3w
Save
Mark Applied
Hide
Senior HSIO Digital Design Engineer
San Jose, California, United States
$138k-$206k/yr OnsiteFull Time
3+ YOE3+ years industry experience in digital HSIO or die-to-die interfaces; BS/MS/PhD in Electrical Engineering with specified experience; knowledge of high-speed serial protocols, SI/PI, and digital/analog co-design.
AXI, CHI, CXS.B, CXL, PCIE, UA-Link
1mo
Save
Mark Applied
Hide
Digital IC Design Engineer | BCP
Santa Clara, California, United States
$130k-$241k/yr OnsiteFull Time
3+ YOEB.S. in Electrical Engineering, 3+ years digital design experience; RTL/Verilog/SystemVerilog, Cadence, Python, UVM, and GDSII experience preferred; ability to implement and verify synthesizable RTL to GDSII.
RTL, Verilog/Systemverilog, Cadence, Python, UVM, VAMS, GDSII
1mo
Save
Mark Applied
Hide
Technical Staff Engineer - Digital Design
San Jose, California, United States
$70k-$143k/yr HybridFull Time
12+ YOEBachelor's in EE/CE, 12+ years relevant experience (10+ in FPGA/ASIC IP and system design), VHDL/Verilog expertise, FPGA design/verification experience, strong digital design and architecture knowledge, excellent communication; US citizenship or permanent residency required.
VHDL, Verilog, Libero, Quartus, Vivado, Identify Debugger, SignalTap, ChipScope, ModelSim, QuestaSim, Python, TCL
1mo
Save
Mark Applied
Hide
Digital Design RTL Engineer
Fort Collins or San Jose
$122k-$195k/yr OnsiteFull Time
8+ YOEBSEE required; 8+ years experience in SoC integration with RTL design in advanced nodes, SystemVerilog proficiency, PPA/CDC/RDC and low-power design knowledge; EMR not mentioned.
SystemVerilog
1mo
Save
Mark Applied
Hide
Principal Digital Design Engineer
San Jose, California, United States
$190k-$240k/yr HybridFull Time
8+ YOEMS/PhD EE with 8+ years or BS EE with 12+ years; SOC architecture experience, bus/interface protocols, embedded memory knowledge, RTL/DFT/synthesis flow, silicon bring-up, strong communication and team skills.
AHB, APB, AXI, USB, I2C, I3C, SPI, UART, SRAM, OTP, MTP, EE/Flash, DDR DRAM, Flash
2mo
Save
Mark Applied
Hide
ASIC Digital Design, Sr Staff Engineer
Noida or Bangalore or San Jose
OnsiteFull Time
8+ YOEBSEE/MSEE with 8+ years ASIC digital design experience; expertise in UCIe/PCIe/DDR/CXL/USB, SystemVerilog/Verilog, synthesis, CDC, formal, STA, Fusion Compiler, Perforce, and scripting (Perl/Shell).
SystemVerilog, Verilog, Fusion Compiler, Perforce, Perl, Shell
1mo
Save
Mark Applied
Hide
Design Engineer
San Jose, California, United States
OnsiteFull Time
3+ YOEBS/MS in Electrical/Computer Engineering (or equivalent), 3+ years SystemVerilog RTL design experience, strong digital design fundamentals, power/timing-aware practices, simulation debug, and scripting in Python/Perl/TCL.
SystemVerilog, Python, Perl, TCL, UVM, SVA
1w
Save
Mark Applied
Hide
Design Engineer (7848)
San Jose, California, United States
$156k-$156k/yr OnsiteFull Time
Master’s degree in electrical or computer engineering required. Experience with RTL, digital design, physical implementation, design verification, Perl, TCL, N16 technology, EDA tools, and semiconductor design flows.
Perl, TCL, EDA, RTL, DRC, LVS, ERC, P&R
1mo
Save
Mark Applied
Hide
Sr. Staff/Staff Engineer, Digital Design
San Diego or San Jose
OnsiteFull Time
Deep RTL/SystemVerilog expertise, SoC architecture knowledge, familiarity with AXI/AHB/APB/OBI, multi-clock/multi-power-domain and timing closure experience, skills with SystemVerilog, Python, Tcl, UPF, and security technologies (Arm TrustZone, Secure Boot, PSA Level 2+); MS/PhD preferred.
SystemVerilog, Python, Tcl, UPF, AXI, AHB, APB, OBI, Arm TrustZone
2mo
Save
Mark Applied
Hide
Principal Design Engineer
San Jose, California, United States
$198k-$336k/yr OnsiteFull Time
10+ YOEMS in Electrical Engineering or equivalent with 10+ years ASIC design experience; expertise in Verilog/SystemVerilog; knowledge of full digital ASIC design flow; experience with Design Compiler and PrimeTime; Python and AI-assisted tool familiarity.
Verilog, SystemVerilog, Design Compiler, PrimeTime, ncsim, Formality, Python
1mo
Save
Mark Applied
Hide
Digital Design Specialist: Structural Engineering
San Jose, California, United States
$74k-$99k/yr HybridFull Time
4+ YOE4+ years experience in structural drafting/BIM, proficiency in CAD and Revit, strong communication, attention to detail, ability to produce construction documentation.
CAD, Revit, BIM
2w
Save
Mark Applied
Hide
Tech Lead Design Engineer
San Jose, California, United States
$133k-$185k/yr OnsiteFull Time
5+ YOEBachelor’s degree in electrical or computer engineering, 5+ years of digital design experience, full-chip tapeout experience, and proficiency in Verilog/SystemVerilog, RTL, synthesis, timing closure, CDC, lint, and low-power design.
Verilog, SystemVerilog, PCIe, CXL, Ethernet, NVLink, UALink, COSMOS, UCIe, BIST
1w
Save
Mark Applied
Hide
Hardware Design Engineer
Tempe or San Jose or San Francisco or New York City
$133k-$210k/yr OnsiteFull Time
4+ YOEBachelor's degree or equivalent in electrical or computer engineering, 4+ years in high-speed digital board design and FPGA/RTL development, US citizenship, Secret clearance eligibility, and up to 10% travel.
SystemVerilog, Verilog, VHDL, AMD Vivado, Intel Quartus, Synopsys Synplify, Mentor Xpedition, Cadence, Altium, HyperLynx, Python, TCL, Perl, ModelSim, Questa, Git, Claude Code, Copilot, DDR4, SERDES, UART, I2C, SPI, LVDS, FPGA, RTL, SoC, ADC, DAC, CI/CD, AI
4d
Save
Mark Applied
Hide
Design Verification Engineer
San Jose, California, United States
$120k-$200k/yr OnsiteFull Time
5+ YOEBachelor's degree in computer science, computer engineering, or related field; 5+ years' relevant experience; strong SystemVerilog and UVM proficiency; digital design, SoC architecture, verification, scripting, and simulation debugging expertise.
SystemVerilog, UVM, Python, Perl, TCL, shell scripting, Claude
2w
Save
Mark Applied
Hide
DFT Design Engineer
Austin or San Jose
OnsiteFull Time
3+ YOE3-12 years SoC/ASIC digital design experience with focus on DFT, scan insertion, compression scan, MBIST, ATPG, EMR not required. US citizenship preferred.
Cadence, Verilog, ATPG, MBIST, JTAG 1149.1, JTAG 1149.6, IEEE1500, IEEE1687
2mo
Save
Mark Applied
Hide
Senior Hardware Design Engineer
Newark, California, United States
$130k-$150k/yr OnsiteFull Time
10+ YOEBachelor's in electrical engineering, 10+ years designing high-speed digital/analog circuitry and complex high-density PCBs, 5+ years designing fine-pitch boards, hands-on validation and debugging, proficiency with Python and C, experience with DDR4/DDR5 and PCIe Gen 5/6.
Python, C, DDR4, DDR5, PCIe Gen 5/6, SERDES, Protocol Analyzers, Oscilloscopes, Logic Analyzers, EVT, DVT
1mo
Save
Mark Applied
Hide
SoC Digital Design Engineer, Multimedia Lab
San Jose, California, United States
$156k-$317k/yr OnsiteFull Time
1+ YOEBachelor's in EE/CS or related, 1+ years front-end digital design, mastery of Verilog/SystemVerilog, experience with front-end EDA tools, scripting (Python/Perl/Tcl/Makefile).
Verilog, SystemVerilog, Spyglass, Design Compiler, PrimeTime, Python, Perl, Tcl, Makefile, UPF, SDC, STA, FPGA, ASIC
Explore Jobs
Expand Your Job Search
Top Cities Near Manteca for Engineer Digital Design Engineering
- Engineer Digital Design Engineering jobs in San Jose, CA
- Engineer Digital Design Engineering jobs in Stockton, CA
- Engineer Digital Design Engineering jobs in Fremont, CA
- Engineer Digital Design Engineering jobs in Modesto, CA
- Engineer Digital Design Engineering jobs in Elk Grove, CA
- Engineer Digital Design Engineering jobs in Hayward, CA
- Engineer Digital Design Engineering jobs in Concord, CA
- Engineer Digital Design Engineering jobs in Antioch, CA
- Engineer Digital Design Engineering jobs in Livermore, CA
- Engineer Digital Design Engineering jobs in Tracy, CA
- Engineer Digital Design Engineering jobs in Pleasanton, CA
- Engineer Digital Design Engineering jobs in Milpitas, CA
- Engineer Digital Design Engineering jobs in San Ramon, CA
- Engineer Digital Design Engineering jobs in Union City, CA
- Engineer Digital Design Engineering jobs in Turlock, CA
- Engineer Digital Design Engineering jobs in Pittsburg, CA
- Engineer Digital Design Engineering jobs in Walnut Creek, CA
- Engineer Digital Design Engineering jobs in Lodi, CA
- Engineer Digital Design Engineering jobs in Brentwood, CA
- Engineer Digital Design Engineering jobs in Dublin, CA