82 fpga engineer jobs at 30 companies in Sun City, CA
3mo
Save
Mark Applied
Hide
FPGA Design Engineer
Irvine, California, United States
$100k-$140k/yr OnsiteFull Time
2+ YOEBS in EE or CS with 2+ years FPGA design; Xilinx FPGAs, SoCs, Vivado; TCL or Python; U.S. Person; background check and drug test.
Xilinx FPGAs, Vivado IDE, Tcl, Python, MATLAB, FPGA Design
1mo
Save
Mark Applied
Hide
Staff FPGA Engineer, EW
Costa Mesa, California, United States
$220k-$292k/yr OnsiteFull Time
Design and verify FPGA/DSP modules on AMD/Xilinx SoC/FPGA platforms; experience with HDL (VHDL/Verilog), high-speed digital interfaces (PCIe, JESD, Aurora), Linux development, Git and CI/CD; eligible for U.S. Secret clearance; mentoring experience.
AMD, Xilinx, VHDL, Verilog, Linux, Git, TCL, CI/HITL, PCIE, JESD, Aurora, AMD AIE
2mo
Save
Mark Applied
Hide
Staff FPGA Design Engineer
Irvine, California, United States
$150k-$190k/yr OnsiteFull Time
8+ YOEBachelor's in EE/CE, 8+ years FPGA RTL architecture/development/verification, strong SystemVerilog or VHDL skills, experience with Microship Polarfire/AMD Zynq/Versal/Ultrascale, verification methodologies, Git, Python/Tcl/Bash, C/C++ on Linux, and eligibility for DoD security clearance.
SystemVerilog, VHDL, Microship Polarfire, AMD Zynq US+, Versal, AMD Ultrascale, Vivado, Mentor Modelsim/Questasim, AXI, PCIe, DDR4, DDR5, JESD204B, JESD204C, 100Gb ethernet, SPI, I2C, UART, CAN FD, LVDS, Git, Python, Tcl, Bash, Linux, C/C++
2mo
Save
Mark Applied
Hide
Principal FPGA / RTL Design Engineer - Signal Processing
Los Angeles or Irvine
$175k-$225k/yr HybridFull Time
10+ YOEBS in ECE/CS or related; 10+ yrs RTL/FPGA design or 6+ yrs with PhD; Xilinx FPGAs, Vivado; fixed-point DSP; US person.
Xilinx FPGAs, Vivado IDE, Fixed-point arithmetic, Digital Signal Processing, MATLAB, Python, Perl
4d
Save
Mark Applied
Hide
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
El Segundo or Huntington Beach
$146k-$223k/yr OnsiteFull Time
9+ YOEBachelor's degree in a related technical field and 9+ years of FPGA, ASIC, or SoC digital design experience; HDL, simulation, synthesis, troubleshooting, timing, and CDC knowledge required.
ASIC, FPGA, SoC, HDL, RTL
4d
Save
Mark Applied
Hide
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
El Segundo or Huntington Beach
$146k-$223k/yr OnsiteFull Time
7+ YOEBachelor's degree in a related technical field and 7–9+ years of ASIC, FPGA, or SoC digital design experience; HDL development, simulation, synthesis, troubleshooting, timing, and CDC knowledge required.
HDL, RTL, ASIC, FPGA, SoC
1mo
Save
Mark Applied
Hide
FPGA Verification Engineer, Air Dominance and Strike (Fastwater Staffing)
Costa Mesa, California, United States
RemoteFull Time
2+ YOEBachelor's in EE/CE, 2+ years FPGA/ASIC verification, proficient in SystemVerilog/UVM/SVA, experience with industry simulators, Git and Linux, eligible for U.S. Secret clearance.
SystemVerilog, UVM, SVA, Questa, VCS, Xcelium, Vivado, Git, Linux, SVUnit, Python, Tcl, Makefile, Nix
3mo
Save
Mark Applied
Hide
FPGA/ASIC Design Engineer (Silicon Engineering)
Irvine or Redmond
$125k-$145k/yr OnsiteFull Time
1+ YOEBachelor’s in EE/CE/CS/Physics; 1+ years RTL design (SystemVerilog/Verilog/VHDL); strong Python/C/C++, and PCB/lab experience.
Verilog/SystemVerilog, VHDL, Python, C/C++, Bash, HDL simulators, Spyglass, Vivado, Quartus, AXI/APB/AHB protocols
1mo
Save
Mark Applied
Hide
Principal ASIC/FPGA Verification Engineer (Onsite)
El Segundo or Fullerton
$118k-$225k/yr OnsiteFull Time
8+ YOEU.S. citizen with active transferable Secret clearance, STEM degree with 8+ years (or advanced degree with 5+ years), 4+ years RTL/SystemVerilog/VHDL/Verilog verification, testbench and coverage development, mentoring experience, and familiarity with Git/Subversion and simulation tools.
SystemVerilog, OVM, UVM, VHDL, Verilog, Git, Subversion, Unix/Linux, C, C++, Python, Perl, shell, QuestaSim, Synplify, Quartus, Vivado
1mo
Save
Mark Applied
Hide
Applications Engineer - FPGA Prototyping
San Diego or Austin or Boulder or Costa Mesa or Pasadena or Tempe or Wilsonville or Fremont
$167k-$334k/yr HybridFull Time
5+ YOE5+ years in design/verification/FPGA/ASIC or similar; BS/MS in EE/CE/CS; active experience with SystemVerilog/Verilog/VHDL, FPGA tools, scripting, simulation and customer-facing technical support.
SystemVerilog, Verilog, VHDL, SystemC, C/C++, Perl, Python, XML, JSON, proFPGA, HAPS, Xilinx Vivado, Altera Quartus, Questa, Incisive, VCS, OVM, UVM
2w
Save
Mark Applied
Hide
Electrical Engineer II
Garden Grove, California, United States
$120k-$150k/yr OnsiteFull Time
2+ YOEBachelor's degree in electrical, electronics, or computer engineering plus 2 years' experience; requires component engineering, electronic product design, embedded systems, FPGA, schematic capture, debugging, technical writing, and U.S. citizenship.
FPGA, Altium, SiliconExpert, Z2Data, Ethernet, NTP, PTP, PTTI, BOM, MTBF, FMECA
1mo
Save
Mark Applied
Hide
Hardware Engineer
Vista, California, United States
$190k-$225k/yr OnsiteFull Time
15+ YOE15+ years in hardware design and fiber-optic communication, BS in Electrical Engineering required (MS/PhD preferred), hands-on prototyping, test and measurement, PCB/SMT experience, firmware/FPGA familiarity, and technical leadership.
FPGA, PCB, SMT, database systems, AI
1d
Save
Mark Applied
Hide
Electrical Design Engineer
Vista, California, United States
$106k-$125k/yr OnsiteFull Time
8+ YOEBachelor's or master's degree in engineering and 8–10 years of regulated-industry design experience. Requires FPGA, microprocessor, DSP, embedded programming, circuit simulation, board-level testing, and named engineering tools.
FPGAs, DSPs, OrCAD, AutoCAD, MPLABX, TI CCS, Microsoft Excel
1mo
Save
Mark Applied
Hide
Hardware Engineer
Vista, California, United States
$190k-$225k/yr OnsiteFull Time
15+ YOE15+ years hardware design and fiber-optic communications experience; BS in Electrical Engineering required (MS/PhD preferred); expertise in high-speed electronics, optical signal integrity, PCB fabrication, testing, firmware/FPGA, coding, and technical leadership. Eligible to work in the US.
FPGA
1mo
Save
Mark Applied
Hide
Hardware Engineer
Vista, California, United States
$190k-$225k/yr OnsiteFull Time
15+ YOE15+ years hardware and fiber-optic communication experience; BS in Electrical Engineering required (MS/PhD preferred); experience with high-speed electronics, RF/PI/SI, PCB fabrication, test & measurement, firmware/FPGA, prototyping, and leading small technical teams; must be eligible to work in the US without restrictions.
FPGA, AI, PAM4, NRZ
3w
Save
Mark Applied
Hide
Architecture and System Design Engineer
Irvine, California, United States
$124k-$165k/yr OnsiteFull Time
Master's or PhD in electrical engineering, advanced electronics architecture and system design expertise, circuit and PCB design, signal integrity/EMC, C/C++/Python, FPGA, CAD tools, leadership and mentoring experience.
C, C++, Python, FPGA, CAD tools
1mo
Save
Mark Applied
Hide
Digital Design Principal Engineer/Manager
Irvine, California, United States
$190k-$225k/yr OnsiteFull Time
20+ YOE20+ years FPGA/SoC development with leadership experience; MS in Electrical Engineering; deep Verilog/SystemVerilog expertise; FPGA/ASIC implementation and packet processing experience; scripting in C/C++, Perl, Tcl, Python.
Verilog, SystemVerilog, AMD (Xilinx Vivado), C, C++, Perl, Tcl, Python, Claude Code, Copilot
1mo
Save
Mark Applied
Hide
Firmware Engineer
Irvine, California, United States
$145k-$175k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE,5+ years FPGA firmware experience with VHDL/Verilog,3+ years Xilinx tool experience,SoC/PS-PL integration,FPGA DSP implementation,EMB Linux/bare-metal familiarity,strong verification and debug skills.
VHDL, Verilog, Vivado, Vitis, Vivado HLS, UVM, Git, oscilloscope, logic analyzer, spectrum analyzer
2mo
Save
Mark Applied
Hide
Senior Staff Digital Design Engineer
Irvine, California, United States
$136k-$201k/yr OnsiteFull Time
Bachelor's degree in EE/CE/CS, RTL development with Verilog/SystemVerilog, synthesis/timing/CDC/low-power checks, debug via simulation/emulation/FPGA/silicon, verification/UVM preferred, mentoring and sub-circuit ownership experience.
Verilog, SystemVerilog, UVM, FPGA
3w
Save
Mark Applied
Hide
Lead, Electrical Engineer, Tactical Data Links (TDL) (42013)
Carlsbad or San Diego
$128k-$237k/yr OnsiteFull Time
9+ YOEBachelor's degree plus 9+ years (or Master's plus 7+ years, or 13+ years experience in lieu of degree), active US security clearance, experience with PCB/FPGA/Link 16, technical leadership, and defense industry background.
Link 16, FPGA, PCB
Explore Jobs