43 soc engineer jobs at 25 companies in Sun City, CA

2mo
Save
Mark Applied
Hide
Wireless SOC Verification Engineer
Irvine, California, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Experience verifying complex SoCs using UVM testbenches, developing coverage-driven and directed tests, deploying AI tools, and collaborating across product teams to improve tape-out readiness.
UVM
2mo
Save
Mark Applied
Hide
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Irvine or Austin or Sunnyvale
$160k-$220k/yr OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
5+ YOEBachelor’s degree in electrical engineering, computer engineering or computer science; 5+ years ASIC/physical design experience; strong EDA tool knowledge; scripting skills; ability to work extended hours.
EDA tools, Python, Csh/Bash/Shell, Perl, TCL, Makefile
2mo
Save
Mark Applied
Hide
Payload Software Engineer
Irvine, California, United States
$155k-$175k/yr OnsiteFull Time
ICEYE
ICEYE: Operates synthetic aperture radar (SAR) satellite constellations.
6+ YOE6+ years in embedded software using C, C++, and Python; experience with SoC/microcontroller design, Embedded Linux/Yocto, ICD development, communication protocols, and full software lifecycle from requirements to test.
C, C++, Python, Embedded Linux, Yocto, FPGA, SoC, Microcontroller
3w
Save
Mark Applied
Hide
Hardware Engineer
Colorado Springs or Irvine or Longmont or Fremont or Rochester or San Jose
$91k-$113k/yr OnsiteFull Time
Western Digital
Western DigitalNASDAQ: WDC: Design and manufacture data storage devices and systems.
Early-career candidates pursuing or recently completing an engineering degree; familiarity with hardware, firmware, ASIC/SoC, or systems; programming and design experience through coursework or projects; strong analytical and communication skills.
Verilog/SystemVerilog, RTL, FPGA, C, C++, Assembly, Python, Java, Go, SQL, JavaScript, Git, Linux, IDE, CAD, Microsoft Office, RTOS
5d
Save
Mark Applied
Hide
Field Application Engineer / Technical Pre-Sales (Teradyne, San Jose, CA)
San Jose or Irvine or Asia
$171k-$273k/yr FieldFull Time
Teradyne
TeradyneNASDAQ: TER: Designs and manufactures automated test equipment and advanced robotics systems.
5+ YOEBS+ in Electrical Engineering or related field; 5–8+ years in SoC validation or test; experience with SoC ATE; strong customer relationship, communication, presentation, collaboration, and ownership skills.
C#, .NET, ATE, System-Level Test, DFT
2d
Save
Mark Applied
Hide
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
El Segundo or Huntington Beach
$146k-$223k/yr OnsiteFull Time
Boeing
BoeingNYSE: BA: Designing and manufacturing commercial aircraft and defense systems.
9+ YOEBachelor's degree in a related technical field and 9+ years of FPGA, ASIC, or SoC digital design experience; HDL, simulation, synthesis, troubleshooting, timing, and CDC knowledge required.
ASIC, FPGA, SoC, HDL, RTL
2d
Save
Mark Applied
Hide
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
El Segundo or Huntington Beach
$146k-$223k/yr OnsiteFull Time
Boeing
BoeingNYSE: BA: Designs and manufactures aircraft, defense systems, and space technology.
7+ YOEBachelor's degree in a related technical field and 7–9+ years of ASIC, FPGA, or SoC digital design experience; HDL development, simulation, synthesis, troubleshooting, timing, and CDC knowledge required.
HDL, RTL, ASIC, FPGA, SoC
1mo
Save
Mark Applied
Hide
IP Release Principal Engineer
Santa Clara or Irvine
$159k-$238k/yr OnsiteFull Time
Marvell
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
5+ YOEBachelor's or advanced degree (or equivalent experience) with 5+ years' SoC/IP delivery experience; expertise in RTL static checks, synthesis (SDC/UPF), DFT, Verilog, Perl/Python, and SoC integration; strong communication skills.
Lint, CDC, RDC, UPF, SDC, Perl, Python, Verilog, Jira, IPMP, JTAG, BIST, PCIE/CXL
1mo
Save
Mark Applied
Hide
Digital Design Principal Engineer/Manager
Irvine, California, United States
$190k-$225k/yr OnsiteFull Time
InnoPhase
InnoPhase: Designing energy-efficient semiconductor solutions for 5G cellular networks.
20+ YOE20+ years FPGA/SoC development with leadership experience; MS in Electrical Engineering; deep Verilog/SystemVerilog expertise; FPGA/ASIC implementation and packet processing experience; scripting in C/C++, Perl, Tcl, Python.
Verilog, SystemVerilog, AMD (Xilinx Vivado), C, C++, Perl, Tcl, Python, Claude Code, Copilot
3mo
Save
Mark Applied
Hide
FPGA Design Engineer
Irvine, California, United States
$100k-$140k/yr OnsiteFull Time
Silvus Technologies
Silvus TechnologiesNYSE: MSI: Develops advanced mobile ad-hoc network radios for mission-critical communications.
2+ YOEBS in EE or CS with 2+ years FPGA design; Xilinx FPGAs, SoCs, Vivado; TCL or Python; U.S. Person; background check and drug test.
Xilinx FPGAs, Vivado IDE, Tcl, Python, MATLAB, FPGA Design
1w
Save
Mark Applied
Hide
Staff / Principal Battery Systems Engineer – Performance & Integration
Fremont or Irvine or Manteno or Ohio or China or Japan or Europe
OnsiteFull Time
Gotion High-tech
Gotion High-techShenzhen Stock Exchange: 002074: Develops and manufactures lithium-ion batteries and energy storage systems.
7+ YOERequires an engineering degree and 7+ years of EV, high-voltage battery, battery pack, or electrified powertrain systems engineering experience, including system ownership and integration.
BMS, SOC, SOH, DFMEA
3mo
Save
Mark Applied
Hide
Senior Staff Product Engineer
Irvine, California, United States
$141k-$172k/yr OnsiteFull Time
MaxLinear
MaxLinearNASDAQ: MXL: Provides radio-frequency and mixed-signal semiconductor solutions for communications.
2+ YOEExperience delivering SOC products, knowledge of CMOS process and packaging, ATE experience, data-analysis tool proficiency, BS/MS/PhD in EE or related with relevant years, strong cross-functional and quality focus.
ATE, Verigy, Teradyne, Excel VBA, JMP, Galaxy, Data Conductor, PDF Exensio, Optimalplus
1d
Save
Mark Applied
Hide
Senior Failure Analysis Engineer - Electronics
Ontario or Los Angeles or United States or Europe or Australia or Asia or South America or Africa
$70k-$130k/yr OnsiteFull Time
Anker Innovations
Anker InnovationsShenzhen Stock Exchange: 300866: Designs and manufactures charging, smart home, and energy products.
8+ YOEBachelor's degree in electrical, electronics, microelectronics, or related engineering; 8+ years in electronics or hardware failure analysis; expertise in PCBA, power circuits, protocols, diagnostic equipment, root-cause analysis, and CAPA.
Oscilloscope, Digital Multimeter, Electronic Load, Logic Analyzer, CAN Tools, X-ray System, Thermal Imaging Equipment, I2C, SPI, I2S, PCIe, UART, CAN, PCBA, PMU, SoC, Buck/Boost Converter, LDO, 5 Whys, Fault Tree Analysis (FTA), Fishbone/Ishikawa Analysis, Design of Experiments (DOE), 8D Reports, CAPA, AI, Machine Learning
1w
Save
Mark Applied
Hide
Principal Engineer-Communication Systems
Irvine or San Diego
$75k-$232k/yr OnsiteFull Time
Microchip Technology
Microchip TechnologyNasdaq: MCHP: Manufacturer of microcontrollers, analog, and mixed-signal integrated circuits.
8+ YOEMaster's or PhD in Electrical Engineering, 8+ years in wireless PHY systems design, signal processing and communication theory, and experience with MATLAB, C/C++, fixed-point simulation, modem design, and IC testing.
MATLAB, C, C++, Wi-Fi, Bluetooth, SoC
1mo
Save
Mark Applied
Hide
Staff FPGA Engineer, EW
Costa Mesa, California, United States
$220k-$292k/yr OnsiteFull Time
Anduril Industries
Anduril Industries: Defense technology building autonomous military hardware and software.
Design and verify FPGA/DSP modules on AMD/Xilinx SoC/FPGA platforms; experience with HDL (VHDL/Verilog), high-speed digital interfaces (PCIe, JESD, Aurora), Linux development, Git and CI/CD; eligible for U.S. Secret clearance; mentoring experience.
AMD, Xilinx, VHDL, Verilog, Linux, Git, TCL, CI/HITL, PCIE, JESD, Aurora, AMD AIE
1mo
Save
Mark Applied
Hide
Staff Embedded Software Engineer
Irvine, California, United States
$186k-$233k/yr HybridFull Time
Rivian and Volkswagen Group Technologies
Rivian and Volkswagen Group Technologies: A joint venture developing foundational software and embedded solutions for next-generation electric vehicle platforms.
7+ YOEBachelor's or Master's degree,7+ years embedded software experience,expert in C/C++/Python,Embedded Linux/QNX/DriveOS,SoC platform bring-up,driver integration,validation and debugging with hardware tools.
Snapdragon, NVIDIA Orin, MediaTek, Embedded Linux, QNX, DriveOS, Gunyah, ACRN, C, C++, Python, Lauterbach, Oscilloscope, JTAG, SPI, I2C, Ethernet, PCIe, ARM, CI/CD
1mo
Save
Mark Applied
Hide
Staff Embedded Firmware Engineer
Carlsbad or Richmond
$180k-$200k/yr OnsiteFull Time
Arlo
ArloNYSE: ARLO: Provide wireless smart home security cameras and monitoring services.
10+ YOEBachelor's in CS/EE or equivalent,10+ years embedded firmware experience with video streaming, expert Embedded C/C++, RTOS/Embedded Linux, SoC integration, networking protocols, hardware debugging, Git, and technical leadership.
Embedded C, C++, RTOS, Embedded Linux, H.264, H.265, TCP, UDP, HTTP, HTTPS, RTP, RTSP, SIP, WebRTC, Wi-Fi, BLE, LTE, oscilloscopes, logic analyzers, signal generators, protocol analyzers, Git, U-Boot, Python, Perl, Lua
1mo
Save
Mark Applied
Hide
Principal Electronics Design Engineer
Garden Grove, California, United States
$140k-$190k/yr OnsiteFull Time
FEI-Zyfer
FEI-Zyfer: Manufacturer of precision GPS time and frequency systems.
10+ YOEBSEE and 10+ years electronic systems design experience, FPGA and embedded microprocessor design, GNSS/M-Code/SAASM, Ethernet/PTP, schematic capture, team leadership, ability to obtain secret clearance and U.S. citizenship.
FPGA, PWB, GNSS, M-Code, SAASM, Ethernet, Precision Time Protocol (PTP), SoC, SoM, ASIC
3w
Save
Mark Applied
Hide
Principal Design Validation & Test (DVT) Engineer
Irvine, California, United States
OnsiteFull Time
Celero Communications
Celero Communications: Developing high-performance coherent DSP technology for AI connectivity.
8+ YOE8+ years post-silicon validation/DVT experience with complex ASICs/SoCs; Bachelor's in EE/CE/CS or related; Python skills; lab equipment and high-speed protocol expertise; strong debug and communication skills.
JTAG, Python, oscilloscopes, BERTs, protocol analyzers, network analyzers, logic analyzers, Ethernet traffic generators, power measurement equipment, PCIe, Ethernet, SerDes, CXL, SPI, I²C, MDIO, RTL
2w
Save
Mark Applied
Hide
Distinguished Engineer, AI Threat Defense
Eagan or Frisco or New York City or Richmond or San Francisco or Los Angeles or Irvine or McLean or Washington
$198k-$368k/yr HybridFull Time
Thomson Reuters
Thomson ReutersNASDAQ: TRI: Provides professional software, data, and news services globally.
12+ YOE12+ years of cybersecurity engineering experience at Principal, Staff, or Distinguished Engineer level, with AI threat defense, production AI systems, mature SOC/CIRT, enterprise security architecture, and technical influence expertise.
Model Context Protocol (MCP), SIEM, SOAR, SAST, AppSec, AWS, Azure, GCP, LLM