94 layout engineer jobs at 61 companies in San Rafael, CA

3w
Save
Mark Applied
Hide
Layout Engineer - Labs
San Francisco, California, United States
$212k-$312k/yr OnsiteFull Time
DoorDash
DoorDashNASDAQ: DASH: On-demand delivery platform connecting consumers with local merchants.
8+ YOE8+ years PCB layout experience, expert Altium Designer skills, strong signal/power integrity and mixed-signal layout knowledge, DFM/IPC familiarity, and cross-functional collaboration on flight-grade hardware.
Altium Designer, SolidWorks, Creo, Gerber, ODB++
1mo
Save
Mark Applied
Hide
PCB Layout Engineer
San Carlos, California, United States
$128k-$160k/yr OnsiteFull Time
Cowboy Space
Cowboy Space: Building satellite-based orbital infrastructure for AI data centers.
1+ YOEBachelor's in EE/CompE/Physics or related, 1+ years PCB layout experience for multilayer/high-speed designs, familiarity with signal/power/thermal/EMI considerations, and experience with PCB design tools and manufacturability.
Altium Designer, Cadence Allegro, Mentor Graphics
1mo
Save
Mark Applied
Hide
Senior PCB Layout Engineer
Sunnyvale, California, United States
$106k-$214k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides global edge-to-cloud technology solutions and IT infrastructure services.
8+ YOE8+ years PCB layout experience, expert in Cadence Allegro, high-speed design, SI/PI and impedance control, HDI and manufacturing knowledge, ability to lead layout planning and mentor junior designers.
Cadence Allegro PCB Designer, Cadence Allegro, Constraint Manager, SKILL, ODB++, IPC-2581, Gerber
1mo
Save
Mark Applied
Hide
Senior PCB Layout Engineer
Sunnyvale, California, United States
$106k-$214k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides edge-to-cloud IT infrastructure and platform services.
8+ YOE8+ years PCB layout experience; expert in Cadence Allegro and Constraint Manager; strong high-speed design, SI/PI, HDI, impedance control, and PCB manufacturing knowledge.
Cadence Design Systems, Cadence Allegro PCB Designer, Cadence Allegro, Constraint Manager, SKILL, ODB++, IPC-2581, Gerber
1mo
Save
Mark Applied
Hide
Senior PCB Layout Engineer
Sunnyvale, California, United States
$106k-$214k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Providing global edge-to-cloud infrastructure and IT solutions for businesses.
8+ YOE8+ years PCB layout experience with expert Cadence Allegro proficiency, high-speed design, impedance/stackup planning, HDI, EMI/EMC, PCB fabrication knowledge, and mentoring experience.
Cadence Design Systems, Allegro PCB Designer, Cadence Allegro, Constraint Manager, SKILL, ODB++, IPC-2581, Gerber
2w
Save
Mark Applied
Hide
Electrical PCB Layout Engineer
South San Francisco, California, United States
OnsiteFull Time
Zipline
Zipline: Operates an autonomous drone delivery system for medical supplies.
Experienced PCB layout engineer skilled in Altium from schematic handoff through fabrication and assembly release, with knowledge of high-/low-speed, power, EMI/thermal, DFM/DFA, and cross-functional collaboration.
Altium Designer, Gerbers, ODB++
1d
Save
Mark Applied
Hide
Package Design & Layout Engineer
Palo Alto, California, United States
OnsiteFull Time
Cspeed IO
Cspeed IO: A stealth startup developing next-generation optical semiconductor solutions for AI infrastructure.
6+ YOE6+ years IC package physical design experience, BS/MS in electrical engineering, expertise in package layout tools, multi-die packaging, substrate stack-ups, DFM/DF A closure, and English fluency.
Cadence Allegro Package Designer, APD+, Siemens Xpedition Package Designer, Synopsys IC Package, SKILL, Python, Cadence Sigrity, PowerSI, Ansys, Virtuoso, KLayout, AutoCAD, Cadence Integrity 3D-IC
1mo
Save
Mark Applied
Hide
Layout Verification / PEX Engineer
Palo Alto, California, United States
$150k-$170k/yr OnsiteFull Time
PsiQuantum
PsiQuantum: Builds fault-tolerant quantum computers using silicon photonics technology.
Bachelor's in EE/Physics/Microelectronics or equivalent; basic IC layout and verification knowledge; exposure to DRC/LVS/pex; familiarity with Linux/Unix; attention to detail and communication skills; interest in quantum computing.
Cadence Virtuoso, Siemens Calibre, Cadence Pegasus/PVS, Cadence Quantus, Python, Linux, Unix, EDA tools
1mo
Save
Mark Applied
Hide
Staff PCB Layout Design Engineer
Mountain View or Sunnyvale
$218k-$245k/yr HybridFull Time
General Motors
General MotorsNYSE: GM: Manufactures and sells automobiles and automotive parts globally.
10+ YOEBachelor's in engineering required; 10 years experience in PCB layout and related roles; 8 years with design tools including Mentor Graphics; experience with HDI, high-power boards, high-speed buses, DFM/DFT, and leading design/supplier teams.
Mentor Graphics, ECAD
1mo
Save
Mark Applied
Hide
Sr PCB Layout Engineer, Amazon Leo
Austin or Sunnyvale or Redmond or New York or San Diego
$137k-$214k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
7+ YOEBachelor's degree or equivalent, 7+ years PCB layout experience, 5+ years high-speed circuit experience, experience managing multiple projects, U.S. work-authorization required; Mentor Xpedition experience preferred.
Mentor Xpedition
2w
Save
Mark Applied
Hide
RFIC Layout Designer (RFIC Engineering)
Redmond or Irvine or Palo Alto
OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
1+ YOEIC layout experience for RF/analog designs, 1+ years professional layout or 3+ years without degree; skills in analog/RF layout, advanced-node processes, scripting, revision control, and Linux; ITAR eligibility required.
Skill, shell scripting, Perl, Python, Linux, GDS
2d
Save
Mark Applied
Hide
Senior Custom Memory Layout Design Engineer
Raleigh or Hillsboro or Austin or Mountain View or Redmond
$120k-$235k/yr HybridFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
1+ YOEDegree in EE/CE/CS (or equivalent) with 1+ to 5+ years experience depending on degree; experience in custom SRAM/RF/cache layout, physical verification, signoff, scripting (Python, SKILL, TCL, Perl) and advanced-node processes; must pass Microsoft cloud background and export-control eligibility checks.
Cadence Virtuoso, Siemens/Mentor Calibre, Ansys Totem, Cadence Voltus, Python, SKILL, TCL, Perl
1mo
Save
Mark Applied
Hide
PCB Layout Engineer Intern (Fall 2026)
San Francisco, California, United States
$29/hr OnsiteInternship
Astranis
Astranis: Builds and operates small geostationary communications satellites.
Currently enrolled EE student; familiar with Altium/ECAD; basic analog, RF, power and digital electronics knowledge; US citizen or lawful permanent resident required.
Altium, ECAD, PLM
1mo
Save
Mark Applied
Hide
IC Layout Automation Software Engineer
Fremont, California, United States
$190k-$220k/yr OnsiteFull Time
Rigetti Computing
Rigetti ComputingNASDAQ: RGTI: Develops and manufactures full-stack superconducting quantum computing systems.
BS (or higher) in a technical field, strong Python proficiency, experience with IC layout formats (GDSII) and EDA tools (KLayout, gdspy, Cadence), familiarity with semiconductor fabrication and lithography, and experience owning production software.
Python, GDSII, KLayout, gdspy, Cadence, EDA
2d
Save
Mark Applied
Hide
Staff Photonics Design and Layout Engineer
Boston or Mountain View or Toronto
$175k-$210k/yr HybridFull Time
Lightmatter
Lightmatter: Develops photonic processors and interconnects for AI data centers
3+ YOEMS+10yrs or PhD+3yrs industry experience in EE/Physics/Photonics, strong silicon photonics knowledge, Python proficiency, GDSFactory or similar, multiple photonic tapeouts; Cadence Virtuoso and foundry PDK experience preferred.
Python, GDSFactory, Cadence Virtuoso
2mo
Save
Mark Applied
Hide
PCB Design Engineer – Altium / Schematic & Layout
Saratoga, California, United States
$130k-$200k/yr OnsiteFull Time
E-Space
E-Space: Builds sustainable LEO satellite networks for global IoT connectivity
PCB design engineer with Altium, multi-layer high-speed digital/mixed-signal boards; DFx focus; not RF design.
Altium Designer
2w
Save
Mark Applied
Hide
Manufacturing Engineer
San Francisco, California, United States
$145k-$183k/yr OnsiteFull Time
Atoms
Atoms: Building specialized industrial robots and physical AI systems.
5+ YOE5+ years manufacturing/process engineering experience; degree in industrial/mechanical/manufacturing engineering or equivalent; experience with time and motion studies, line balancing, factory layout, lean tools, and production scaling.
ERP, MRP, spreadsheets
2w
Save
Mark Applied
Hide
Manufacturing Engineer
San Francisco, California, United States
$145k-$183k/yr OnsiteFull Time
Atoms
Atoms: Building robotics and software to automate physical world industries.
5+ YOE5+ years manufacturing/process engineering experience; degree in industrial/mechanical/manufacturing engineering or equivalent; hands-on time-and-motion, line balancing, factory layout, lean tools; strong communication and data skills.
ERP/MRP, spreadsheets
1mo
Save
Mark Applied
Hide
Hardware Engineer
San Jose or San Francisco
$152k-$222k/yr OnsiteFull Time
Cisco
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
1+ YOEDegree in engineering with relevant years of experience, prior experience with multi-gigabit Ethernet/PoE, schematics/layout, hardware bring-up, troubleshooting, system testing, and cross-functional collaboration.
2mo
Save
Mark Applied
Hide
Mechanical Engineer
Fairfield, California, United States
OnsiteFull Time
Jelly Belly Candy Company
Jelly Belly Candy Company: Manufactures and sells premium jelly beans and confectionery products.
2+ YOEDesigns, analyzes, and tests mechanical/electromechanical systems; plans factory layouts; requires a BS in Mechanical Engineering or related experience; proficiency with AutoCAD/SolidWorks; PLC, electrical controls; OSHA/ NEC knowledge.
AutoCAD, SolidWorks, Microsoft Office, PLC, servo drives, pneumatics, hydraulics, process instrumentation