52 rtl engineer jobs at 18 companies in Buena Park, CA
3mo
Save
Mark Applied
Hide
Sr. RTL Design Engineer (Silicon Engineering)
Austin or Irvine or Redmond or Sunnyvale
$170k-$235k/yr OnsiteFull Time
5+ YOEBachelor’s in electrical/computer engineering or computer science; 5+ years of RTL implementation experience.
Verilog, SystemVerilog, Python, EDA tools, HDL simulators, HDL Lint
2mo
Save
Mark Applied
Hide
Principal FPGA / RTL Design Engineer - Signal Processing
Los Angeles or Irvine
$175k-$225k/yr HybridFull Time
10+ YOEBS in ECE/CS or related; 10+ yrs RTL/FPGA design or 6+ yrs with PhD; Xilinx FPGAs, Vivado; fixed-point DSP; US person.
Xilinx FPGAs, Vivado IDE, Fixed-point arithmetic, Digital Signal Processing, MATLAB, Python, Perl
3mo
Save
Mark Applied
Hide
FPGA Design Engineer
Los Angeles or Irvine
$100k-$140k/yr HybridFull Time
6+ YOESenior FPGA design expert with 6+ years (MS: 4y; PhD: 2y) in fixed-point DSP, multiple clock-domain FPGA designs, Xilinx Vivado.
Xilinx FPGA, Vivado, MATLAB, HDL, FPGA design, RTL coding
3d
Save
Mark Applied
Hide
ASIC Design Engineer – DSP / Analog / SerDes
Irvine or Ottawa or San Jose
$150k-$250k/yr OnsiteFull Time
5+ YOEBachelor's or higher degree in electrical or computer engineering; 5+ years of digital ASIC design experience; proficiency in Verilog/SystemVerilog; experience with ASIC flows, EDA tools, DSP, SerDes, verification, and RTL simulation.
Verilog, SystemVerilog, Python, Tcl, MATLAB, UVM, Electronic Design Automation (EDA) tools, RTL, Clock Domain Crossing (CDC), FEC, SerDes, CDR, PLL, CTLE, DFE, ADC, DAC
3mo
Save
Mark Applied
Hide
Senior Avionics FPGA Design & Verification Engineer - TeraWave
Seattle or Los Angeles or Denver
$157k-$220k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOE7+ years in digital design/SoC architecture; SystemVerilog/Verilog RTL; FPGA/SoC integration; timing and bus protocols; RTL simulation and debugging; hardware design verification.
SystemVerilog, Verilog, QuestaSim, FPGA, SoC, RTL, AXI, AHB
1d
Save
Mark Applied
Hide
R&D Engineer IC Design
Irvine or Broomfield
$151k-$241k/yr OnsiteFull Time
18+ YOEBSEE with 18+ years of RTL design experience or MSEE with 16+ years; strong communication and documentation skills; Python or Perl experience is a plus.
RTL, Python, Perl
2d
Save
Mark Applied
Hide
Senior Staff Digital Design Engineer - Audio DSP Algorithm
Bengaluru or Irvine
OnsiteFull Time
10+ YOEAdvanced electronics engineering degree and 10+ years developing digital blocks or systems for high-performance mixed-signal ICs; expertise in DSP, RTL, Verilog/SystemVerilog, verification, and analog/mixed-signal blocks.
MATLAB Simulink, Verilog, SystemVerilog, Python, C, C++, Perl, ASIC, RTL, ADC, DAC
3mo
Save
Mark Applied
Hide
Senior Digital Engineer
Sydney or Sydney or Irvine or Boston or Bangalore or Cambridge or Hangzhou or Taipei or Tokyo or Sydney
OnsiteFull Time
5+ YOE5+ years as Senior Digital Engineer; strong Verilog/SystemVerilog; RTL design; low-power techniques; collaborate with firmware/PHY teams.
Verilog/SystemVerilog, C, Python, Tcl, Shell, Makefiles, UPF/CPF, Scripting and automation
2mo
Save
Mark Applied
Hide
Sr. FPGA Engineer
El Segundo or Los Angeles or Hawthorne
$160k-$225k/yr OnsiteFull Time
5+ YOEB.S. in engineering or CS, 5+ years FPGA/RTL experience, Verilog/SystemVerilog, Vivado toolchain, AXI protocols, ARM/SoC FPGA experience, Python/Bash scripting, U.S. Person status required.
Verilog, SystemVerilog, ARM AMBA AXI Protocol (AXI4, AXI4-Lite, AXI4-Stream), Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP/UDP/IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins, NTP, PTP, Ettus, NI, HackRF, HLS Synthesis, GPU
3w
Save
Mark Applied
Hide
Hardware Engineer
Colorado Springs or Irvine or Longmont or Fremont or Rochester or San Jose
$91k-$113k/yr OnsiteFull Time
Early-career candidates pursuing or recently completing an engineering degree; familiarity with hardware, firmware, ASIC/SoC, or systems; programming and design experience through coursework or projects; strong analytical and communication skills.
Verilog/SystemVerilog, RTL, FPGA, C, C++, Assembly, Python, Java, Go, SQL, JavaScript, Git, Linux, IDE, CAD, Microsoft Office, RTOS
4w
Save
Mark Applied
Hide
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yr OnsiteFull Time
5+ YOESTEM degree with relevant years of experience, RTL design (VHDL/Verilog/SystemVerilog), ASIC/FPGA architecture, verification experience, lab testing, and ability to obtain a government security clearance.
VHDL, Verilog, SystemVerilog, Xilinx Vivado, Microchip Libero, UVM
4w
Save
Mark Applied
Hide
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yr OnsiteFull Time
5+ YOESTEM degree with 3–8+ years experience, RTL design (VHDL/Verilog) for space, ASIC/FPGA architecture, verification (SystemVerilog/UVM), lab testing, and ability to obtain/maintain government security clearance.
VHDL, Verilog, Xilinx Vivado, Microchip Libero, SystemVerilog, UVM, DSP
1mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Long Beach, California, United States
$148k-$222k/yr OnsiteFull Time
5+ YOEBachelors in EE/Computer Eng or related; 5+ years FPGA development and high-speed digital systems experience in mission-critical applications; RTL/verification/synthesis/timing expertise; cross-functional collaboration skills.
VHDL, Verilog, SystemVerilog, SpinalHDL, Chisel, Vitis, SystemC, Simulink, RISC-V, AMD Xilinx, Intel, Microchip, CI/CD
3w
Save
Mark Applied
Hide
Senior ASIC Emulation Engineer
Los Angeles or United States
$170k-$250k/yr OnsiteFull Time
5+ YOE5+ years ASIC/SoC emulation experience, SystemVerilog and RTL knowledge, hands-on with Palladium/ZeBu/Veloce, scripting (Python/Perl/TCL), C/C++ firmware experience, and cross-functional debug skills.
Palladium, ZeBu, Veloce, SystemVerilog, Python, Perl, TCL, C, C++, APB, AHB, AXI, JTAG, SPI, HAPS, Protium, PCIe, Ethernet, USB, SERDES
2mo
Save
Mark Applied
Hide
Digital Design Engineer
Irvine, California, United States
$98k-$144k/yr OnsiteFull Time
1+ YOE1+ years experience designing and verifying high-performance communications/DSP ASICs; strong RTL (Verilog/System Verilog) and UNIX-based EDA tool skills; experience with verification, synthesis, lint, CDC, power analysis; MATLAB/C++ a plus.
Verilog, System Verilog, UNIX, EDA, MATLAB, C/C++
2mo
Save
Mark Applied
Hide
Senior Principal Digital Design Engineer
Irvine, California, United States
$186k-$228k/yr OnsiteFull Time
6+ YOEExpert digital ASIC design experience, SystemVerilog/RTL implementation, block/system verification, synthesis/power/timing analysis, and technical leadership; BS in EE (or advanced) plus extensive experience.
SystemVerilog, Verilog, UVM, SystemC, PCIe, PCI-SIG, IEEE 802.3, SDC
2mo
Save
Mark Applied
Hide
Staff FPGA Design Engineer
Irvine, California, United States
$150k-$190k/yr OnsiteFull Time
8+ YOEBachelor's in EE/CE, 8+ years FPGA RTL architecture/development/verification, strong SystemVerilog or VHDL skills, experience with Microship Polarfire/AMD Zynq/Versal/Ultrascale, verification methodologies, Git, Python/Tcl/Bash, C/C++ on Linux, and eligibility for DoD security clearance.
SystemVerilog, VHDL, Microship Polarfire, AMD Zynq US+, Versal, AMD Ultrascale, Vivado, Mentor Modelsim/Questasim, AXI, PCIe, DDR4, DDR5, JESD204B, JESD204C, 100Gb ethernet, SPI, I2C, UART, CAN FD, LVDS, Git, Python, Tcl, Bash, Linux, C/C++
2mo
Save
Mark Applied
Hide
Senior ASIC/FPGA Verification Engineer (Onsite)
El Segundo or Fullerton
$96k-$182k/yr OnsiteFull Time
5+ YOEActive transferable U.S. SECRET clearance and U.S. citizenship, STEM degree (BS or advanced) with 5+ years (BS) or 3+ years (advanced) experience, RTL verification using VHDL/Verilog/SystemVerilog, testbench and coverage, and revision control (Git/Subversion).
SystemVerilog, OVM, UVM, VHDL, Verilog, Git, Subversion, QuestaSim, Synplify, Quartus, Vivado, Unix, Linux
6d
Save
Mark Applied
Hide
ASIC / FPGA Digital Design Engineer – (Associate or Experienced)
El Segundo or Huntington Beach
$99k-$162k/yr OnsiteFull Time
2+ YOEBachelor's degree in a related technical field plus 2+ years of FPGA, ASIC, or SoC design experience; HDL, simulation, debug, synthesis, and digital troubleshooting skills required. U.S. citizenship and Secret clearance eligibility required.
HDL, RTL, ASIC, FPGA, SoC
6d
Save
Mark Applied
Hide
ASIC / FPGA Digital Design Engineer – (Associate or Experienced)
El Segundo or Huntington Beach
$99k-$162k/yr OnsiteFull Time
2+ YOEBachelor's degree in a related technical field plus 2+ years of FPGA, ASIC, or SoC digital design experience; HDL development, simulation, debugging, synthesis, digital design fundamentals, and U.S. citizenship required.
ASIC, FPGA, SoC, HDL, RTL
Explore Jobs
Expand Your Job Search
Top Cities Near Buena Park for Rtl Engineer
- Rtl Engineer jobs in Los Angeles, CA
- Rtl Engineer jobs in Long Beach, CA
- Rtl Engineer jobs in Anaheim, CA
- Rtl Engineer jobs in Santa Ana, CA
- Rtl Engineer jobs in Riverside, CA
- Rtl Engineer jobs in Irvine, CA
- Rtl Engineer jobs in San Bernardino, CA
- Rtl Engineer jobs in Fontana, CA
- Rtl Engineer jobs in Moreno Valley, CA
- Rtl Engineer jobs in Huntington Beach, CA
- Rtl Engineer jobs in Glendale, CA
- Rtl Engineer jobs in Santa Clarita, CA
- Rtl Engineer jobs in Garden Grove, CA
- Rtl Engineer jobs in Rancho Cucamonga, CA
- Rtl Engineer jobs in Ontario, CA
- Rtl Engineer jobs in Corona, CA
- Rtl Engineer jobs in Palmdale, CA
- Rtl Engineer jobs in Pomona, CA
- Rtl Engineer jobs in Torrance, CA
- Rtl Engineer jobs in Pasadena, CA