HiringCafe
Join our community

18 rtl engineer jobs at 7 companies in Palmdale, CA

2mo
Save
Mark Applied
Hide
PHY RTL Design Engineer
Los Angeles or San Diego or San Francisco
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Bachelor's in related field; DSP fundamentals; digital communications; RTL design experience; strong communication skills.
MATLAB, RTL Design, UVM, DV, FPGA, Emulation, Synthesis, Power Analysis, EDA Tools
Job PostingView all
1mo
Save
Mark Applied
Hide
Principal FPGA / RTL Design Engineer - Signal Processing
Los Angeles or Irvine
$175k-$225k/yr HybridFull Time
Motorola Solutions
Motorola SolutionsNYSE: MSI: Provides mission-critical communications and public safety technology.
10+ YOEBS in ECE/CS or related; 10+ yrs RTL/FPGA design or 6+ yrs with PhD; Xilinx FPGAs, Vivado; fixed-point DSP; US person.
Xilinx FPGAs, Vivado IDE, Fixed-point arithmetic, Digital Signal Processing, MATLAB, Python, Perl
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior FPGA / RTL Design Engineer - Signal Processing
Los Angeles or Irvine
$125k-$195k/yr HybridFull Time
Motorola Solutions
Motorola SolutionsNYSE: MSI: Provides mission-critical communications and public safety technology.
6+ YOEBachelor's in EE/CS (required). 6+ years FPGA design (or 4+ with MS, 2+ with PhD). Experience with fixed‑point DSP, multi‑clock FPGA designs, Xilinx FPGAs and Vivado. U.S. Person required; background check and drug test required.
Xilinx FPGAs, Vivado IDE, MATLAB, logic analyzers
Job PostingView all
2mo
Save
Mark Applied
Hide
DDR Design Engineer
Los Angeles or Irvine
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Bachelor's degree in Electrical Engineering; experience with RTL design, Verilog/SystemVerilog, DFT, timing, power, and DDR PHY design.
Verilog, SystemVerilog, DFT, RTL design, Timing constraints, Formal verification, Equivalence checking, Unified Power Format
Job PostingView all
1mo
Save
Mark Applied
Hide
FPGA Design Engineer
Los Angeles or Irvine
$100k-$140k/yr HybridFull Time
Silvus Technologies
Silvus TechnologiesNYSE: MSI: Develops advanced mobile ad-hoc network radios for mission-critical communications.
6+ YOESenior FPGA design expert with 6+ years (MS: 4y; PhD: 2y) in fixed-point DSP, multiple clock-domain FPGA designs, Xilinx Vivado.
Xilinx FPGA, Vivado, MATLAB, HDL, FPGA design, RTL coding
Job PostingView all
3mo
Save
Mark Applied
Hide
Sr. ASIC Design Engineer (Starshield)
Hawthorne, California, United States
$160k-$225k/yr OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
5+ YOEBachelor’s degree in electrical or computer engineering or computer science; 5+ years RTL/FPGA/ASIC experience.
Verilog, SystemVerilog, RTL, FPGA, ASIC, Python, TCL, EDA tools (HDL simulators: VCS, Questa, IES), Spyglass, Xilinx Vivado, Quartus II, AXI, AHB
Job PostingView all
2mo
Save
Mark Applied
Hide
Senior Avionics FPGA Design & Verification Engineer - TeraWave
Seattle or Los Angeles or Denver
$157k-$220k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOE7+ years in digital design/SoC architecture; SystemVerilog/Verilog RTL; FPGA/SoC integration; timing and bus protocols; RTL simulation and debugging; hardware design verification.
SystemVerilog, Verilog, QuestaSim, FPGA, SoC, RTL, AXI, AHB
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior ASIC Design Verification Engineer - Terawave
Los Angeles or Seattle or California or Washington or Texas or United States
$230k-$323k/yr RemoteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBS/MS in EE/CE, 8+ years ASIC/SoC verification experience, deep System Verilog and UVM expertise, verification planning, coverage closure, RTL/debugging, cross-functional collaboration.
System Verilog, UVM, RTL
Job PostingView all
1mo
Save
Mark Applied
Hide
Sr. FPGA Engineer
El Segundo or Los Angeles or Hawthorne
$160k-$225k/yr OnsiteFull Time
CHAOS Industries
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
5+ YOEB.S. in engineering or CS, 5+ years FPGA/RTL experience, Verilog/SystemVerilog, Vivado toolchain, AXI protocols, ARM/SoC FPGA experience, Python/Bash scripting, U.S. Person status required.
Verilog, SystemVerilog, ARM AMBA AXI Protocol (AXI4, AXI4-Lite, AXI4-Stream), Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP/UDP/IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins, NTP, PTP, Ettus, NI, HackRF, HLS Synthesis, GPU
Job PostingView all
1mo
Save
Mark Applied
Hide
FPGA Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
CHAOS Industries
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Verilog, SystemVerilog, AXI4, AXI4-Lite, AXI4-Stream, Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP, UDP, IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins
Job PostingView all
1mo
Save
Mark Applied
Hide
Firmware Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
CHAOS Industries
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
5+ YOEBachelor's in CE/EE/CS, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado/SoC FPGAs, TCP/UDP/IP and serial protocols, Bash/Python scripting; U.S. Person required.
Verilog, SystemVerilog, Vivado Design Suite, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, Bash, Python, git, Bitbucket CI, Jenkins
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Hawthorne or El Segundo or Los Angeles
$160k-$250k/yr OnsiteFull Time
Freeform
Freeform: Deploys autonomous AI-powered metal 3D printing factories.
8+ YOEBachelor’s in CE/EE/CS, 8+ years FPGA development with SystemVerilog or VHDL, familiarity with Xilinx Vivado/Vitis, experience with high-speed I/O and board bring-up, strong timing and RTL skills.
SystemVerilog, VHDL, Xilinx Vivado, Vitis, Xilinx Zynq Ultrascale+ MPSoC, C/C++, embedded Linux
Job PostingView all
3mo
Save
Mark Applied
Hide
Principal ASIC Design Engineer (Starshield)
Hawthorne, California, United States
$200k-$285k/yr OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
8+ YOEBachelor's in EE/CE/CS; 8+ years RTL/FPGA/ASIC; Verilog/SystemVerilog; experience with ASICs/FPGA; scripting (Python, TCL).
Verilog, SystemVerilog, VCS, Questa, IES, Spyglass, Xilinx Vivado, Altera Quartus II, Python, TCL
Job PostingView all
3mo
Save
Mark Applied
Hide
Principal Electrical Engineer - ASIC/FPGA Mission Systems (Onsite)
El Segundo, California, United States
$118k-$225k/yr OnsiteFull Time
RTX
RTXNYSE: RTX: RTX provides advanced aerospace and defense systems and services.
8+ YOE8+ years in STEM or 5+ years with advanced degree; DoD Secret clearance; RTL coding in VHDL/Verilog; ASIC/FPGA design and verification.
VHDL, Verilog, ModelSim, Synplify, Quartus, Vivado, SystemVerilog, Git, Subversion, Unix, C++, Perl
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior ASIC/FPGA Verification Engineer (Onsite)
El Segundo or Fullerton
$96k-$182k/yr OnsiteFull Time
RTX
RTXNYSE: RTX: RTX provides advanced aerospace and defense systems and services.
5+ YOEActive transferable U.S. SECRET clearance and U.S. citizenship, STEM degree (BS or advanced) with 5+ years (BS) or 3+ years (advanced) experience, RTL verification using VHDL/Verilog/SystemVerilog, testbench and coverage, and revision control (Git/Subversion).
SystemVerilog, OVM, UVM, VHDL, Verilog, Git, Subversion, QuestaSim, Synplify, Quartus, Vivado, Unix, Linux
Job PostingView all
1mo
Save
Mark Applied
Hide
Electrical Engineer II ASIC/FPGA Verification (Onsite)
El Segundo, California, United States
$76k-$144k/yr OnsiteFull Time
RTX
RTXNYSE: RTX: RTX provides advanced aerospace and defense systems and services.
2+ YOEDegree in STEM and at least 2 years of relevant experience; active SECRET security clearance; RTL/VHDL/Verilog experience; testbench development; familiarity with ASIC/FPGA verification.
SystemVerilog, OVM/UVM, VHDL, Verilog, Questasim, Synplify, Quartus, Vivado, C++, Perl, Git, Subversion
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior ASIC Design Verification Engineer - Terawave
Texas or Seattle or Los Angeles or California
$230k-$323k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBS/MS in EE/CE, 8+ years ASIC/SoC verification experience, deep System Verilog and UVM expertise, verification planning, assertions, coverage closure, RTL/testbench debugging, cross-functional collaboration; must meet U.S. employment eligibility.
System Verilog, UVM
Job PostingView all
2mo
Save
Mark Applied
Hide
Manager, ASIC Design Engineering (Starshield Satellite Engineering)
Hawthorne, California, United States
$190k-$245k/yr OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
5+ YOE2+ MgmtLead ASIC/FPGA design team; RTL/Verilog; 5+ years RTL/FPGA/ASIC; 2+ years management; Bachelor's in engineering.
Verilog, SystemVerilog, HDL simulators, VCS, Questa, IES, Spyglass, Xilinx Vivado, Altera Quartus II, Python, TCL, EDA tools
Job PostingView all

Explore Jobs

Expand Your Job Search