3w
Save
Mark Applied
Hide
Senior RTL Engineer, Interconnect Design
San Francisco, California, United States
$225k-$445k/yr HybridFull Time
Senior RTL engineer with deep Verilog/SystemVerilog expertise, SoC interconnect/NoC experience, protocol knowledge (AXI, APB, CXL, PCIe, Ethernet), RTL signoff flows, and track record from microarchitecture through tape-out.
Verilog, SystemVerilog, AXI, APB, CXL, PCIe, Ethernet, RDMA, RoCE, network-on-chip, NoC, FPGA, lint, CDC/RDC, synthesis, formal verification, static timing analysis, power analysis, design-for-test
2mo
Save
Mark Applied
Hide
PHY RTL Design Engineer
Los Angeles or San Diego or San Francisco
OnsiteFull Time
Bachelor's in related field; DSP fundamentals; digital communications; RTL design experience; strong communication skills.
MATLAB, RTL Design, UVM, DV, FPGA, Emulation, Synthesis, Power Analysis, EDA Tools
3mo
Save
Mark Applied
Hide
Principal Digital Design Engineer
Chandler or Vancouver or Remote
$200k-$250k/yr HybridFull Time
10+ YOEBachelor's or master's in electrical/computer engineering; 10+ years in digital design with RTL; SoC/subsystem tapeout experience; strong RTL, microarchitecture, back-end flows, DFT/scan, LEC, STA, SDC skills; solid timing, power, and debug expertise.
Synopsys, Cadence, EDA tools, Synthesis, DFT, LEC, STA, SDC, UPF/CPF, RTL
3mo
Save
Mark Applied
Hide
Sr. Engineer, Performance Infrastructure
Austin or San Francisco
HybridFull Time
Proficient in C++ and Python; experience with CPU performance analysis, verification, and RTL debugging; familiarity with pre-silicon and post-silicon workflows; strong problem-solving and automation skills.
C++, Python, RTL, simulation, emulation, compilation tools
1mo
Save
Mark Applied
Hide
Senior FPGA Engineer - Control Systems
Boulder or Austin or Berkeley
$140k-$175k/yr OnsiteFull Time
Atom Computing: Building scalable quantum computers using arrays of neutral atoms.
5+ YOESenior FPGA engineer with 5+ years in FPGA/digital design; BS in EE/Physics or related field; strong SystemVerilog, RTL, Xilinx Vivado, Zynq, C/C++, Python; Linux experience; willing to learn quantum concepts.
RTL, SystemVerilog, VHDL, Vivado, Xilinx Zynq, Git, Yocto, C, C++, Python, Linux, Prototyping
1mo
Save
Mark Applied
Hide
Distinguished Engineer, ASIC (CONTRACT)
Burlington or New York or San Francisco
HybridContract, Temporary
8+ YOE8–12+ years in digital IC/ASIC/SoC design; strong RTL SystemVerilog; tapeout experience; cross-functional collaboration.
SystemVerilog, Verilog, RTL, ASIC, SoC, clock_domain, PPA tools
1w
Save
Mark Applied
Hide
Hardware Engineer - FPGA
Milpitas or San Francisco
$152k-$222k/yr OnsiteFull Time
7+ YOEExperienced FPGA/ASIC engineer with RTL (Verilog/SystemVerilog) skills, FPGA tool experience, 7+ years (BS) or 4+ years (MS), verification experience (UVM/VMM) preferred.
Verilog, SystemVerilog, UVM, VMM
1mo
Save
Mark Applied
Hide
FPGA Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Verilog, SystemVerilog, AXI4, AXI4-Lite, AXI4-Stream, Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP, UDP, IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins
1mo
Save
Mark Applied
Hide
Staff Electrical Engineer – FPGA / MPSoC Systems & Digital Signal Processing
San Leandro, California, United States
$160k-$240k/yr OnsiteFull Time
5+ YOE5+ years in FPGA/MPSoC design, DSP for real-time systems, MATLAB/Python, HDL/RTL, and hardware-software integration.
HDL/RTL, MATLAB, Python, FPGA, MPSoC, Digital Signal Processing, Schematic reading, Oscilloscopes, Logic Analyzers
1w
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
1mo
Save
Mark Applied
Hide
Senior Engineer Space Electronics
Pleasanton, California, United States
$142k-$186k/yr OnsiteFull Time
3+ YOEBachelor's in EE (or related) with 6+ yrs or Master's with 3+ yrs; 3+ yrs space/LEO electronics design; experience with power, analog, mixed‑signal, radiation testing/mitigation; LTSpice proficiency; high‑speed PCB design and lab test equipment experience; must be U.S. Person.
LTSpice, FPGA, MCU, RTL, AS9100, Oscilloscope, VNA, Spectrum Analyzer, Power Supply, Function Generator, DVM
3mo
Save
Mark Applied
Hide
Frontend Engineer
San Francisco, California, United States
HybridFull Time
4+ YOE4-8 years frontend engineering with React.js and TypeScript; large-scale distributed frontend systems; state management; JS/TS, Web APIs; build tools; UI frameworks; REST/GraphQL; testing/CI/CD.
React, TypeScript, Redux, Zustand, Recoil, React Query, Webpack, Vite, Turborepo, Jest, RTL, Cypress, Next.js
4d
Save
Mark Applied
Hide
Director, Product Engineering Practice Specialist (Semiconductor)
San Francisco or Austin
$200k-$280k/yr OnsiteFull Time
15+ YOE15+ years in semiconductor/product engineering with deep expertise in silicon, SoC, RTL, verification, validation, embedded software, solutioning, and client advisory for large-scale engineering transformations.
Synopsys, Cadence, Siemens, UVM, SystemVerilog, Linux, C++, RISC-V
2mo
Save
Mark Applied
Hide
FPGA Intern (Fall 2026)
San Francisco, California, United States
$29/hr OnsiteInternship
0+ YOEUS citizenship or green card; pursuing BS/MS in EE/CS/CE; FPGA/RTL experience; Verilog/SystemVerilog proficiency; hardware development mindset.
Verilog, SystemVerilog, Vivado, Xilinx FPGAs, TCL
1mo
Save
Mark Applied
Hide
Member of Technical Staff - Low Level & Kernels Capabilities
San Francisco or Toronto or Seattle
$200k-$350k/yr OnsiteFull Time
Experienced low-level systems engineer fluent in C/C++/CUDA and Python, kernel and kernel-optimization experience, hardware-aware coding, familiarity with LLMs, and ability to design robust, ungameable RL environments.
C, C++, CUDA, Python, assembly, cuBLAS, FFTW, OpenSSL, FPGA, RISC-V, SIMD, AVX, TPU, RTL, HDL, HLS, MLIR, LLVM, Mojo, Triton, gem5, Lean, Coq, SMT
3mo
Save
Mark Applied
Hide
Core Performance Architect
Santa Clara or Hsinchu or Austin or Berkeley
$254k-$311k/yr OnsiteFull Time
10+ YOEMS or PhD in Computer Science or Computer Architecture; 10+ years in high-performance processor development; 5+ years in engineering teams delivering HW/SW products; hands-on HW/RTL/FPGA experience; strong micro-architecture performance analysis; workload characterization expertise.
HW, RTL, FPGA, waveform_debugging, performance_analysis, simulation
Explore Jobs
Expand Your Job Search
Top Cities Near Napa for Rtl Engineer
- Rtl Engineer jobs in San Francisco, CA
- Rtl Engineer jobs in Sacramento, CA
- Rtl Engineer jobs in Oakland, CA
- Rtl Engineer jobs in Santa Rosa, CA
- Rtl Engineer jobs in Hayward, CA
- Rtl Engineer jobs in Concord, CA
- Rtl Engineer jobs in Vallejo, CA
- Rtl Engineer jobs in Berkeley, CA
- Rtl Engineer jobs in Fairfield, CA
- Rtl Engineer jobs in Antioch, CA
- Rtl Engineer jobs in Richmond, CA
- Rtl Engineer jobs in Daly City, CA
- Rtl Engineer jobs in Vacaville, CA
- Rtl Engineer jobs in San Leandro, CA
- Rtl Engineer jobs in Pleasanton, CA
- Rtl Engineer jobs in Alameda, CA
- Rtl Engineer jobs in San Ramon, CA
- Rtl Engineer jobs in Pittsburg, CA
- Rtl Engineer jobs in Walnut Creek, CA
- Rtl Engineer jobs in Davis, CA