3mo
Save
Mark Applied
Hide
RTL Design Engineer
Austin or Phoenix or Hillsboro
$106k-$200k/yr OnsiteFull Time
2+ YOEBachelor’s or Master’s in Electrical/Computer Engineering with 2+ years experience; knowledge of RTL design, Verilog/SystemVerilog, and basic digital design.
Verilog, SystemVerilog, VHDL, Design Compiler, Genus, Python, Perl, TCL, ModelSim, VCS, Xcelium, UVM, OVM
3mo
Save
Mark Applied
Hide
Principal Digital Design Engineer
Chandler or Vancouver or Remote
$200k-$250k/yr HybridFull Time
10+ YOEBachelor's or master's in electrical/computer engineering; 10+ years in digital design with RTL; SoC/subsystem tapeout experience; strong RTL, microarchitecture, back-end flows, DFT/scan, LEC, STA, SDC skills; solid timing, power, and debug expertise.
Synopsys, Cadence, EDA tools, Synthesis, DFT, LEC, STA, SDC, UPF/CPF, RTL
2d
Save
Mark Applied
Hide
Director, Digital Design & Verification
Chandler, Arizona, United States
OnsiteFull Time
Proven leader in digital IC design and verification for mixed-signal SoCs with expertise in RTL, verification methodologies (UVM, formal, AMS/DMS), architecture, and team building.
SystemVerilog, UVM, Formal, AMS/DMS, RTL, STA, DFT
2d
Save
Mark Applied
Hide
Senior Technical Staff Engineer - Verification
Bangalore or Chandler
OnsiteFull Time
15+ YOE15+ years functional verification experience; expertise in SystemVerilog, UVM, formal methods, RTL and SoC verification; BS/MS in EE/CE or related; strong communication, mentoring, and problem-solving skills.
SystemVerilog, UVM, Formal, RTL, AI/ML
3w
Save
Mark Applied
Hide
Principal Engineer Electrical
Gilbert, Arizona, United States
$98k-$148k/yr OnsiteFull Time
5+ YOEBachelor's in STEM +5 years (or Master's +3 / PhD +1) experience in RTL/HDL FPGA/ASIC design for aerospace/space, proficiency in FPGA design flow, verification, synthesis, timing and power analysis; strong communication and problem solving.
HDL, RTL, Xilinx ISE/Vivado, Mentor Graphics ModelSim/QuestaSim, Synplify, System Verilog, Universal Verification Methodology (UVM), Signal Generators, Logic Analyzers, Digital Oscilloscopes, Embedded FPGA Debugging tools
3mo
Save
Mark Applied
Hide
Senior Staff Digital Design Engineer
Austin or Greensboro or Chandler
HybridFull Time
10+ YOESenior-level digital IC design with deep Verilog/RTL experience; strong design, verification, and collaboration skills.
Verilog, UVM, MATLAB, Simulink
2mo
Save
Mark Applied
Hide
FPGA Engineer (AZ, Phoenix)
Phoenix, Arizona, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Design, develop, test, and maintain FPGA IP cores and hardware security systems; RTL, C/C++, Python, VHDL/Verilog; FPGA tools; security clearance.
VHDL, Verilog, SystemVerilog, Python, C, C++, Tcl, Vivado, Questa, GHDL, Quartus Prime, Xilinx, Versal, AcE, AXI, Avalon
2mo
Save
Mark Applied
Hide
FPGA Engineer (Space)
Tempe, Arizona, United States
$133k-$210k/yr OnsiteFull Time
6+ YOEBachelor's in Electrical/Computer Engineering; 6+ years FPGA design; SystemVerilog/VHDL; RTL design; lab/test experience; US citizenship; travel up to 10%
Verilog, SystemVerilog, VHDL, Xilinx Vivado, Quartus, Synplify, MATLAB
3mo
Save
Mark Applied
Hide
Staff Engineer, Digital Design Engineering
Chandler or Spain or France
OnsiteFull Time
8+ YOERTL digital design; Verilog/SystemVerilog; Synthesis/STA/EDA tools; scripting (Python, Tcl, shell); AI/ML in design workflows; 8+ years in electrical/computer engineering.
Verilog, SystemVerilog, Python, Tcl, Shell, EDA tools
2w
Save
Mark Applied
Hide
Senior DfT Engineer
Chandler, Arizona, United States
HybridFull Time
3+ YOEMaster's (MSEE) in relevant fields, 3+ years DfT/digital design experience, strong RTL coding and verification skills, Verilog/SystemVerilog proficiency, problem solving and communication skills.
Verilog, SystemVerilog
3w
Save
Mark Applied
Hide
Principal Engineer Electrical
Gilbert, Arizona, United States
$98k-$148k/yr OnsiteFull Time
5+ YOEBachelor's in STEM with 5+ years (or equivalent advanced degree experience), RTL/HDL FPGA/ASIC design experience for space/aerospace, proficiency in FPGA design flow, simulation, synthesis, timing analysis, and V&V.
Xilinx ISE, Vivado, Mentor Graphics ModelSim, QuestaSim, Synplify, System Verilog, Universal Verification Methodology (UVM)
Explore Jobs
Expand Your Job Search
Top Cities Near Mesa for Rtl
- Rtl jobs in Phoenix, AZ
- Rtl jobs in Chandler, AZ
- Rtl jobs in Gilbert, AZ
- Rtl jobs in Glendale, AZ
- Rtl jobs in Scottsdale, AZ
- Rtl jobs in Peoria, AZ
- Rtl jobs in Tempe, AZ
- Rtl jobs in Surprise, AZ
- Rtl jobs in Avondale, AZ
- Rtl jobs in Goodyear, AZ
- Rtl jobs in Casa Grande, AZ
- Rtl jobs in Buckeye, AZ
- Rtl jobs in Maricopa, AZ
- Rtl jobs in Apache Junction, AZ
- Rtl jobs in Queen Creek, AZ
- Rtl jobs in El Mirage, AZ
- Rtl jobs in Florence, AZ
- Rtl jobs in Fountain Hills, AZ
- Rtl jobs in Eloy, AZ
- Rtl jobs in Paradise Valley, AZ