Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOE7+ years in digital design/SoC architecture; SystemVerilog/Verilog RTL; FPGA/SoC integration; timing and bus protocols; RTL simulation and debugging; hardware design verification.
Static Timing Analysis (STA) Engineer – (Lead or Senior)
El Segundo, California, United States
$146k-$239k/yrOnsiteFull Time
BoeingNYSE: BA: Designs and manufactures aircraft, defense systems, and space technology.
5+ YOEBachelor's degree in a relevant technical field, 5+ years timing closure experience on ASICs/FPGAs, ASIC tape-out experience, RTL-to-GDS knowledge, and proficiency with timing, synthesis, and scripting tools.
Electrical Engineer II ASIC/FPGA Verification (Onsite)
El Segundo, California, United States
$76k-$144k/yrOnsiteFull Time
RTXNYSE: RTX: RTX provides advanced aerospace and defense systems and services.
2+ YOEDegree in STEM and at least 2 years of relevant experience; active SECRET security clearance; RTL/VHDL/Verilog experience; testbench development; familiarity with ASIC/FPGA verification.
Keysight TechnologiesNYSE: KEYS: Provides electronic design, test, and simulation software and hardware.
Bachelor’s or Master’s in EE/CE or related, strong FPGA development experience (RTL, simulation, synthesis, debug), exposure to VHDL/Verilog/SystemVerilog, and strong analytical and communication skills.
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yrOnsiteFull Time
Northrop GrummanNYSE: NOC: Develops and manufactures advanced aerospace, defense, and space systems.
5+ YOESTEM degree with relevant years of experience, RTL design (VHDL/Verilog/SystemVerilog), ASIC/FPGA architecture, verification experience, lab testing, and ability to obtain a government security clearance.
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yrOnsiteFull Time
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Anchor Loans: Provides direct financing for residential real estate investment projects.
5+ YOE3+ Mgmt5+ years in real estate finance or mortgage banking; 3+ years managing sales teams; proven RTL/DSCR/construction/investor lending experience; CRM and sales analytics proficiency; Bachelor’s preferred.
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yrOnsiteFull Time
Northrop GrummanNYSE: NOC: Designs and manufactures advanced aerospace and defense systems.
5+ YOESTEM degree with 3–8+ years experience, RTL design (VHDL/Verilog) for space, ASIC/FPGA architecture, verification (SystemVerilog/UVM), lab testing, and ability to obtain/maintain government security clearance.
Relativity Space: Designing and manufacturing 3D-printed rockets and launch vehicles.
5+ YOEBachelors in EE/Computer Eng or related; 5+ years FPGA development and high-speed digital systems experience in mission-critical applications; RTL/verification/synthesis/timing expertise; cross-functional collaboration skills.