284 uvm jobs at 68 companies in San Jose, CA
2mo
Save
Mark Applied
Hide
SoC Verification Engineer – NoC / UVM
San Jose, California, United States
$146k-$250k/yr HybridFull Time
Expertise in SystemVerilog and UVM, ASIC/SoC verification, constraint-random and coverage-driven methodologies, formal verification (SVA); experience with Synopsys VCS and Cadence IES preferred; B.S. or M.S. in computer/electrical engineering.
SystemVerilog, UVM, OVM, VMM, Verilog, SystemVerilog Assertions (SVA), Synopsys VCS, Cadence IES, Cadence IEV, Jasper, Synopsys VC-Formal, Magellan
3w
Save
Mark Applied
Hide
SoC Verification Engineer
Austin or Santa Clara or Hillsboro
$142k-$200k/yr HybridFull Time
3+ YOE3+ years SoC design verification experience (4+ with bachelor's) with OVM/UVM, AMBA protocols, UVM testbench creation, debugging, and test planning; bachelor's or master's in EE/CE/CS or related.
OVM, UVM, CHI, AXI, AHB, APB, VIP, emulation models, system simulation tools
2mo
Save
Mark Applied
Hide
ASIC Design Verification Technical Lead, TPU
Sunnyvale, California, United States
$192k-$278k/yr OnsiteFull Time
10+ YOE10+ years verif. experience with UVM/SystemVerilog; lead verification and testbench development.
SystemVerilog, UVM, Python, Perl, Shell, Bash, Linux
3mo
Save
Mark Applied
Hide
Staff DV Engineer
Saratoga, California, United States
$120k-$220k/yr OnsiteFull Time
6+ YOE6+ years design verification in semiconductor; Verilog/SystemVerilog; UVM; C/C++; Python; leadership experience.
Verilog, SystemVerilog, UVM, C, C++, Python, VHDL
3mo
Save
Mark Applied
Hide
R&D Engineer IC Design
San Jose, California, United States
$120k-$192k/yr OnsiteFull Time
6+ YOE6+ years in design verification; master’s in ECE/CS; SystemVerilog, scripting; UVM preferred; knowledge of networking and switching.
SystemVerilog, UVM, Scripting, Testbenches, ATE testing
2mo
Save
Mark Applied
Hide
Lead ASIC Design Verification Engineer, Amazon Leo
San Diego or Sunnyvale or Redmond
$159k-$215k/yr OnsiteFull Time
7+ YOEMaster's or PhD in Electrical Engineering; 7+ years verification experience; 5+ years in UVM, C/C++, and scripting.
UVM, C/C++, SystemC, DPI-C, Matlab, Scripting
1mo
Save
Mark Applied
Hide
Design Verification Engineer
Mountain View, California, United States
$120k-$475k/yr HybridFull Time
Concept-to-silicon verification experience with SystemVerilog, UVM, ABV, and scripting; production verification and silicon bring-up experience preferred.
SystemVerilog, Python, C/C++, Bluespec, UVM, assertion-based verification (ABV)
2mo
Save
Mark Applied
Hide
Principal Design Verification Engineer (Silicon Engineering)
Irvine or Austin or Redmond or Sunnyvale
$210k-$300k/yr OnsiteFull Time
10+ YOEBachelor in ECE/CS and 10+ years in design verification; strong UVM/OVM/VMM, Python, and RTL/ASIC/FPGA experience.
UVM, OVM, VMM, Python, RTL, ASIC, FPGA, constrained random verification
2mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
San Jose, California, United States
RemoteFull Time
8+ YOE8+ years in networking hardware verification; UVM/SystemVerilog; RTL debugging; complex SoCs; Git/SVN; BS in CE/CS/EE.
UVM, SystemVerilog, VCS, Verdi, Git, SVN, Python, TCL, Perl, Shell, TCP/IP, RDMA, RoCE, IPSec
2mo
Save
Mark Applied
Hide
Senior Staff Design Verification Engineer – Memory Sub-System (LPDDR/DDR/HBM )
Santa Clara, California, United States
$134k-$201k/yr OnsiteFull Time
5+ YOE5-10 years ASIC/SoC verification; DDR/LPDDR/HBM; SystemVerilog/UVM; debugging; standard tools; digital design fundamentals.
SystemVerilog, UVM, DDR, LPDDR, HBM, simulation, waveform debugging, emulation
2mo
Save
Mark Applied
Hide
CPU Verification Fellow, RISC-V High-Performance Processor
Santa Clara or Austin
$100k-$500k/yr HybridFull Time
Experience leading verification for high-performance CPUs; strong SystemVerilog/UVM; knowledge of RISC-V; ability to guide large engineering teams.
SystemVerilog, UVM, Constrained-Random Verification, Formal Verification, ISA, Debug Methodologies
1mo
Save
Mark Applied
Hide
Design Verification Engineer – Physical AI Compute
Santa Clara or Austin or Boston
$75k-$275k/yr OnsiteFull Time
Experience verifying complex digital/SoC systems with SystemVerilog/UVM, C/C++, assertions, formal, emulation and debugging across HW/SW boundaries.
SystemVerilog, UVM, C, C++, formal verification, emulation, FPGA
3mo
Save
Mark Applied
Hide
Senior Debug Verification Engineer
San Jose, California, United States
$149k-$215k/yr OnsiteFull Time
8+ YOE8+ years ASIC/design verification; SystemVerilog; UVM and formal verification; Linux/Unix scripting with Perl or Python; strong cross-site collaboration.
SystemVerilog, UVM, Formal verification, Linux, Perl, Python, Emulation, JTAG, PCIe, USB
3mo
Save
Mark Applied
Hide
Staff Engineer, GPU Design Verification (Subsystems)
Austin or San Jose
$151k-$252k/yr OnsiteFull Time
6+ YOE6+ years in GPU/CPU/semiconductor design verification; strong SystemVerilog/UVM, C/C++, Python; testbench development; debugging and collaboration skills.
SystemVerilog, UVM, C++, Python, Perl
2mo
Save
Mark Applied
Hide
Principal Engineer, ASIC Design Verification
San Jose, California, United States
$190k-$240k/yr OnsiteFull Time
12+ YOEMS in Electrical or Computer Engineering; 12+ years ASIC/SoC verification experience; SystemVerilog and UVM expert; verification environment design; scripting for automation.
SystemVerilog, UVM, Scripting (Python, Perl, Tcl, Shell)
1mo
Save
Mark Applied
Hide
SOC Verification and Methodology Engineer - SCL
Santa Clara, California, United States
$153k-$230k/yr OnsiteFull Time
2+ YOEDevelop and implement SOC verification methodologies, create and execute test plans, debug issues; requires SystemVerilog/UVM experience and design verification background.
SystemVerilog, UVM, Perl, Python
1w
Save
Mark Applied
Hide
ASIC Verification Engineer
Sunnyvale, California, United States
$120k-$243k/yr HybridFull Time
3+ YOERequires 3+ years of ASIC/SoC verification experience, strong SystemVerilog and UVM expertise, and proficiency with test planning, coverage, assertions, randomization, and simulation debugging.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Mentor Questa, Jenkins, UPF
1w
Save
Mark Applied
Hide
ASIC Verification Engineer
Sunnyvale, California, United States
$120k-$243k/yr HybridFull Time
3+ YOERequires 3+ years of ASIC/SoC verification experience, SystemVerilog and UVM expertise, test planning, coverage analysis, assertions, randomization, and simulation-tool proficiency.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Mentor Questa, Jenkins, UPF
1w
Save
Mark Applied
Hide
ASIC Verification Engineer
Sunnyvale, California, United States
$120k-$243k/yr HybridFull Time
3+ YOERequires 3+ years of ASIC/SoC verification experience, strong SystemVerilog and UVM expertise, and experience with test planning, coverage, assertions, simulation, and waveform debugging.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Mentor Questa, Jenkins, UPF
1mo
Save
Mark Applied
Hide
RTL Design Engineer
New York City or Palo Alto or London
$205k-$285k/yr HybridFull Time
Production SystemVerilog RTL experience, verification with UVM/cocotb/formal, taped-out silicon, ASIC/SoC design background, simulation and timing collaboration experience.
SystemVerilog, UVM, cocotb, formal, Chipyard, OpenTitan, CVA6, RISC-V
Explore Jobs
Expand Your Job Search
Top Cities Near San Jose for Uvm
- Uvm jobs in San Francisco, CA
- Uvm jobs in Oakland, CA
- Uvm jobs in Fremont, CA
- Uvm jobs in Hayward, CA
- Uvm jobs in Salinas, CA
- Uvm jobs in Sunnyvale, CA
- Uvm jobs in Concord, CA
- Uvm jobs in Santa Clara, CA
- Uvm jobs in Berkeley, CA
- Uvm jobs in Antioch, CA
- Uvm jobs in Richmond, CA
- Uvm jobs in Daly City, CA
- Uvm jobs in San Mateo, CA
- Uvm jobs in San Leandro, CA
- Uvm jobs in Livermore, CA
- Uvm jobs in Tracy, CA
- Uvm jobs in Redwood City, CA
- Uvm jobs in Mountain View, CA
- Uvm jobs in Pleasanton, CA
- Uvm jobs in Alameda, CA