2d
Save
Mark Applied
Hide
Verification CAD Engineer
Milpitas, California, United States
$160k-$265k/yr HybridFull Time
7+ YOEB.S./M.S. in EE/CE/CS,7+ years design verification experience,expert SystemVerilog/UVM and SVA/CDV,advanced Python and Shell skills,Linux and regression farm experience (LSF/NC/Slurm),familiarity with Cadence verification tools.
SystemVerilog, UVM, SVA, Python, Shell, Perl, Xcelium, SimVision, vManager, Verissium, Linux, LSF, NC, Slurm
2w
Save
Mark Applied
Hide
Systems Verification Engineer I
Fremont, California, United States
$106k-$132k/yr OnsiteFull Time
0+ YOEBS in Science/Engineering/Math, 0–2 years product development/verification experience for medical devices or IVD, writing requirements, multidisciplinary engineering knowledge, flow cytometry familiarity, experience with system engineering tools.
Helix ALM, Jira, JMP, TestRail, DOORs, SpectroFlo
1w
Save
Mark Applied
Hide
Verification & Validation Engineer
Milpitas, California, United States
$100k-$120k/yr OnsiteFull Time
8+ YOE8+ years V&V for medical devices, protocol writing and execution, FDA 21 CFR Part 820, ISO 13485, ISO 14971 risk management, EMR of validation programs, strong documentation and stakeholder skills.
TrackWise, Veeva, ETQ, Elita
2w
Save
Mark Applied
Hide
Digital Verification Engineer - Weapon Subsystems 2
Albuquerque or Livermore or United States
$122k-$238k/yr HybridFull Time, Temporary
Bachelor's in relevant discipline (or equivalent experience), ability to obtain DOE Q-level clearance, expertise in formal verification, VHDL/Verilog/SVA proficiency, strong analytical and written communication skills.
VHDL, Verilog, SystemVerilog Assertions (SVA)
1mo
Save
Mark Applied
Hide
Digital Verification Engineer - Weapon Subsystems 2
Livermore or California or New Mexico or United States
$122k-$238k/yr HybridFull Time, Temporary
Bachelor's degree or equivalent, ability to obtain DOE Q-level (Top Secret) clearance, several years applying formal verification to FPGA/ASIC, proficiency with VHDL, Verilog, and SystemVerilog Assertions (SVA), strong analytical and written communication skills.
VHDL, Verilog, SystemVerilog Assertions (SVA)
1mo
Save
Mark Applied
Hide
Design Verification Engineer (Santa Clara, CA, US, 95054)
Fremont or Santa Clara
$100k-$120k/yr OnsiteFull Time
8+ YOE8+ years design verification experience for medical devices; leadership/supervisory experience; expertise in statistical methods and data analysis; knowledge of IEC 60601-1, IEC 62304 and FDA verification requirements.
2w
Save
Mark Applied
Hide
Sr. Applications Engineer Functional Verification
Fremont, California, United States
$147k-$293k/yr HybridFull Time
Senior field application engineer with advanced technical expertise in pre-sales, customer engagement, solution integration, and mentoring other engineers; strong presentation, discovery, and cross-functional collaboration skills.
2w
Save
Mark Applied
Hide
Product Engineer
Alameda or Milpitas
$114k-$228k/yr OnsiteFull Time
4+ YOEBS in engineering or CS required; 4+ years in software development, electrical design/testing, or process verification; medical device experience preferred; experience with embedded and application software and manufacturing validation.
C#, Python, C++, C, SMT, digital multimeters, oscilloscopes, UART, SPI, NFC, Bluetooth
2w
Save
Mark Applied
Hide
Product Engineer
Alameda or Milpitas
$114k-$228k/yr OnsiteFull Time
4+ YOEBS in engineering/computer science required, 4+ years in software development, electrical design/testing, or verification; medical device experience preferred; experience with embedded/firmware development, electrical schematics, and manufacturing validation.
C#, Python, C++, C, digital multimeter, oscilloscope, UART, SPI, NFC, Bluetooth, ISO 13485, 21 CFR 820, IEC 62304
3w
Save
Mark Applied
Hide
Senior Hardware Test Engineer
Fremont or California or United States
$170k-$221k/yr HybridFull Time
5+ YOE5+ years in test engineering/design verification for electrical or mechatronic systems; experience with actuators, motor controllers, sensors, EtherCAT, lab instrumentation, Python scripting, and subsystem-level verification; BS in related field required.
EtherCAT, Python, oscilloscopes, logic analyzers, DAQs, power supplies, environmental test equipment, motor controllers, PCBAs, sensors
1w
Save
Mark Applied
Hide
Hardware Engineer - FPGA
Milpitas or San Francisco
$152k-$222k/yr OnsiteFull Time
7+ YOEExperienced FPGA/ASIC engineer with RTL (Verilog/SystemVerilog) skills, FPGA tool experience, 7+ years (BS) or 4+ years (MS), verification experience (UVM/VMM) preferred.
Verilog, SystemVerilog, UVM, VMM
3w
Save
Mark Applied
Hide
Test Engineer
Byron, California, United States
$118k-$190k/yr OnsiteFull Time
2+ YOEBachelor's in engineering, 2+ years test experience in hardware verification or lab testing, hands-on with propulsion/battery/EV systems, DAQ (National Instruments, Dewesoft), proficiency with Python, MATLAB, or LabVIEW, and strong troubleshooting and reporting skills.
National Instruments, Dewesoft, Python, MATLAB, LabVIEW, CAD, DAQ, HIL
1mo
Save
Mark Applied
Hide
Systems Engineer 4
Fremont, California, United States
$119k-$261k/yr HybridFull Time
3+ YOELead system definition and cross-functional integration for complex semiconductor equipment; INCOSE-aligned systems engineering, SEMP, requirements, architecture, verification planning; proficiency with Python, VS Code, and AI-assisted tools.
Python, VS Code, GitHub Copilot, LangChain, LangGraph, foundation models
5d
Save
Mark Applied
Hide
Sr. Electrical Engineer, Connected Systems & Combination Product Development, R&D
Pleasanton, California, United States
$125k-$237k/yr HybridFull Time
8+ YOEBS in Electrical Engineering (10+ yrs) or MS (8+ yrs) in related discipline; experience with medical devices/combination products, wireless connectivity, embedded systems, verification/validation, and cross-functional collaboration.
IoT, AI, Bluetooth, Wi-Fi, NFC, NB-IoT, SPI, I2C, UART, USB
2mo
Save
Mark Applied
Hide
R&D Engineer IC Design
San Jose, California, United States
$120k-$192k/yr OnsiteFull Time
6+ YOE6+ years in design verification; master’s in ECE/CS; SystemVerilog, scripting; UVM preferred; knowledge of networking and switching.
SystemVerilog, UVM, Scripting, Testbenches, ATE testing
Explore Jobs