312 vhdl jobs at 68 companies in Texas

2mo
Save
Mark Applied
Hide
Sr. Engineer, CPU RTL Design
Austin or Santa Clara
$100k-$500k/yr HybridFull Time
Tenstorrent
Tenstorrent: Designs and manufactures AI processors and RISC-V CPU solutions.
Experience in CPU microarchitecture, RTL coding (Verilog/VHDL), and cross-functional collaboration.
Verilog, VHDL, Simulation Tools, Synthesis Tools, Power Analysis Tools
3mo
Save
Mark Applied
Hide
Project Engineer 1 - New College Grad 2025 - 2026 (E&C - Forth Worth, TX)
Fort Worth, Texas, United States
OnsiteFull Time
M.C. Dean
M.C. Dean: Design-build and systems integration for complex, mission-critical infrastructure.
Bachelor’s degree or higher in Electrical, Mechanical, Systems, or Industrial Engineering; experience with CAD/SolidWorks/Revit/Python/SCADA/MATLAB/VHDL.
CAD, SolidWorks, Revit, Python, SCADA, MATLAB, VHDL
3mo
Save
Mark Applied
Hide
FPGA Engineer (TX, Austin)
Austin, Texas, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Design, develop, test, and maintain FPGA IP cores and systems; experience with RTL, C/C++, Python, VHDL/Verilog; FPGA toolchains; security clearance.
RTL, C/C++, Python, VHDL, Verilog, Tcl, Vivado, GHDL, Questa, Quartus Prime, Zynq, Versal, Altera, Stratix, AXI, ACE, Avalon, cocotb, pyuvm
1mo
Save
Mark Applied
Hide
Electronics Design Engineer - Space Exploration Electronic Systems (ADV000CM1)
Houston, Texas, United States
$90k-$198k/yr OnsiteFull Time
CGI
CGINYSE: GIB: Provides information technology and business consulting services.
10+ YOEBS in engineering and 10+ years electronics design experience for space systems, PCB and cable design, LabVIEW and VHDL experience, familiarity with NASA standards, and leadership experience.
Altium Designer, Subversion (SVN), LabVIEW, VHDL, VIVADO, Xilinx, National Instruments, C++, Python, Pspice, OrCAD, Multisim, Microsoft Project, Microsoft Excel, Microsoft PowerPoint, Microsoft Word, Microsoft OneNote, Microsoft OneDrive, Microsoft Outlook
1d
Save
Mark Applied
Hide
Staff Engineer AI/ML
Santa Clara or Richardson or Austin
$143k-$275k/yr OnsiteFull Time
GlobalFoundries
GlobalFoundriesNASDAQ: GFS: Manufacturer of semiconductors and provider of wafer fabrication services.
5+ YOEMaster's with 10+ years or PhD with 5+ years; processor, microarchitecture, datapath, RTL, SystemVerilog, Verilog/VHDL, simulation, waveform debugging, timing, and power expertise required.
RISC-V, SystemVerilog, Verilog, VHDL, Perl, Python
2mo
Save
Mark Applied
Hide
Senior Field Security Applications Engineer
Campbell or Austin or United States
$140k-$190k/yr FieldFull Time
Arteris
ArterisNASDAQ: AIP: Develops semiconductor interconnect intellectual property and integration software.
5+ YOE5+ years SoC design and verification experience with Verilog/VHDL/SystemVerilog, RTL simulation/emulation tools, strong presentation skills, willingness to travel, US citizenship required.
Verilog, VHDL, SystemVerilog, RTL Simulation, Emulation, Synopsys, Cadence, Siemens, Cycuity Radix, Cycuity HW, FPGA-based Prototyping
1d
Save
Mark Applied
Hide
Staff Engineer AI/ML
Santa Clara or Austin or Richardson
$143k-$275k/yr OnsiteFull Time
GlobalFoundries
GlobalFoundriesNASDAQ: GFS: Semiconductor foundry providing chip design and fabrication services.
10+ YOEMaster's with 10+ years or PhD with 5+ years; expertise in CPU, vector or GPU architecture, RTL, SystemVerilog, Verilog or VHDL, microarchitecture, datapaths, verification, timing, power, and area.
SystemVerilog, Verilog, VHDL, Perl, Python, RISC-V, ARM, MIPS, GPUs, SIMD
4d
Save
Mark Applied
Hide
Sr. Silicon Design Engineer
Austin, Texas, United States
$106k-$183k/yr OnsiteFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
Requires a master's degree in computer, electrical, electronic, or related engineering and skills in hardware verification, ASIC design, Verilog/SystemVerilog/VHDL, C/C++/Python, and processor architecture.
ASIC, Verilog, SystemVerilog, VHDL, C, C++, Python, CPU, GPU, SoC
1mo
Save
Mark Applied
Hide
CPU Micro-Architecture and RTL Design Engineer (RISC-V)
Santa Clara or Austin
$167k-$251k/yr OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
2+ YOEExperience in CPU microarchitecture and RTL design for RISC-V, knowledge of Verilog/VHDL, scripting with Perl or Python, and degree in EE/CE/CS with relevant years of engineering experience.
Verilog, VHDL, Perl, Python
1d
Save
Mark Applied
Hide
Electrical Engineer Intern (41366)
Waco, Texas, United States
OnsiteInternship
L3Harris Technologies
L3Harris TechnologiesNYSE: LHX: Aerospace and defense providing mission-critical technology solutions.
Pursuing a bachelor's degree in electrical, computer, materials, or related engineering. Preferred knowledge of VHDL, MATLAB, Python, Code V, Zemax, FRED, Linux, Windows, and circuit analysis.
VHDL, MCM, HFSS, MATLAB, FPGA, Code V, Zemax, FRED, Python, Linux, Windows, DSP
3mo
Save
Mark Applied
Hide
Senior FPGA Design Engineer
McKinney, Texas, United States
$87k-$165k/yr OnsiteFull Time
RTX
RTXNYSE: RTX: RTX provides advanced aerospace and defense systems and services.
5+ YOESTEM degree with 5+ years FPGA design experience; VHDL/Verilog proficiency; experience with Xilinx/Altera/Microchip FPGAs; onsite in McKinney, TX; DoD Secret security clearance.
VHDL, Verilog, Xilinx FPGAs, Altera FPGAs, Microchip FPGAs, Python, Perl, C
3mo
Save
Mark Applied
Hide
Project Engineer 1 - New College Grad 2025 - 2026 (E&C - Forth Worth, TX)
Fort Worth, Texas, United States
OnsiteFull Time
M.C. Dean
M.C. Dean: Designs and builds cyber-physical systems for mission-critical facilities.
Bachelor’s degree in engineering required; experience or coursework with CAD, SolidWorks, Revit, Python, SCADA, MATLAB, or VHDL; strong communication and problem-solving skills; new college graduates encouraged.
CAD, SolidWorks, Revit, Python, SCADA, MATLAB, VHDL
1w
Save
Mark Applied
Hide
FPGA Firmware Engineer
Richardson, Texas, United States
$131k-$150k/yr OnsiteFull Time
OSI Systems
OSI SystemsNASDAQ: OSIS: Manufacturer of specialized electronic systems for security and healthcare.
5+ YOEBachelor’s or master’s degree in electrical or computer engineering, 5+ years of FPGA/firmware experience, VHDL, Xilinx tools, Git workflows, occasional travel, and ability to obtain and maintain Secret clearance.
VHDL, Xilinx, Vivado, Questa, Git, MATLAB, Simulink, Linux, Python, C, C++, PCIe, DDR3, DDR4
4w
Save
Mark Applied
Hide
Hardware Digital Engineer
Austin, Texas, United States
HybridFull Time
Emerson
EmersonNYSE: EMR: Engineering industrial automation and software solutions for global industries.
3+ YOEBachelor's in Electrical/Computer/Software Engineering, 3+ years experience, proficiency in digital logic and programmable logic design, Verilog/SystemVerilog/VHDL experience, authorized to work in the US without sponsorship.
Verilog, SystemVerilog, VHDL, python, C, LabVIEW, Xilinx, Intel, Lattice, GenAI
3w
Save
Mark Applied
Hide
Staff Engineer, FPGA Design (R5347)
Dallas, Texas, United States
$150k-$230k/yr OnsiteFull Time
Shield AI
Shield AI: Develops autonomous flight software and unmanned aircraft for defense.
Strong FPGA design, implementation, verification skills using VHDL/SystemVerilog; experience with timing closure, clock domain crossing, and high-performance digital communications; degree in STEM; Git proficiency.
VHDL, SystemVerilog, AMD/Xilinx development tools, Vivado, Git, TCL, AXI4, AXI-Stream, CI/CD
2mo
Save
Mark Applied
Hide
Lead Electronics Design Engineer
Hampton or Greenbelt or Huntsville or Dallas or Houston or Denver or Mountain View or Edwards Air Force Base
$93k-$137k/yr OnsiteFull Time
Analytical Mechanics Associates
Analytical Mechanics Associates: Provides aerospace engineering and technical services for space missions.
3+ YOEBachelor's in EE/CE or related, 3+ years electronic design experience with SPICE tools, hands-on circuit design, FPGA/VHDL development, Altium/PSPICE familiarity, strong written and oral communication.
Altium Designer, PSPICE, VHDL, Field Programmable Gate Array (FPGA), Simulation Program with Integrated Circuit Emphasis (SPICE), oscilloscope, spectrum analyzer, logic analyzer
1mo
Save
Mark Applied
Hide
FPGA Design & Validation Engineer
Houston, Texas, United States
$60k-$100k/yr OnsiteFull Time
Quest Global
Quest Global: Global engineering services for product development and lifecycle management.
3+ YOEExpertise in VHDL, FPGA development and validation, lab hardware-in-the-loop testing, timing/post-synthesis verification, ADC/DAC interfacing, and 3+ years FPGA experience; B.E./M.Tech in relevant field.
VHDL, Verilog, Xilinx Vivado, Intel Quartus, Microchip Libero, Lattice FPGA, XPE, Oscilloscope, SignalTap, Logic Analyzer
5d
Save
Mark Applied
Hide
Application Engineer, Sr. Staff-18390
Sunnyvale or Texas or Boxborough or Ottawa
$157k-$235k/yr OnsiteFull Time
Synopsys
SynopsysNasdaq: SNPS: Provides software and IP for semiconductor design and manufacturing.
8+ YOERequires 8+ years in Memory Interface or other Interface IP, hands-on lab debug and silicon bring-up, Linux, Verilog/VHDL, ASIC flows, and a bachelor's or master's degree in Electronics Engineering.
Linux, Verilog, VHDL, ASIC, HBM, DDR, LPDDR, PCIe, Ethernet, UCIe, AMBA, AXI, DDR5, LPDDR6, MRDIMM2, HBM4
2w
Save
Mark Applied
Hide
Field Application Engineer – PowerPro
Austin or Costa Mesa or San Diego or Santa Clara
$147k-$293k/yr HybridFull Time
Siemens
SiemensXETRA: SIE: Manufactures industrial automation, infrastructure, and energy technology systems.
3+ YOE3+ years RTL design experience with Verilog/SystemVerilog/VHDL, RTL power analysis knowledge, scripting with Tcl/Python, BS/MS in EE/CS or related, strong communication and customer-facing skills.
PowerPro, Verilog, SystemVerilog, VHDL, Tcl, Python, PrimePower, PowerArtist, UPF, CPF
1w
Save
Mark Applied
Hide
Power Management Design Engineer
Santa Clara or Austin or Boston
$140k-$171k/yr OnsiteFull Time
SiFive
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
3+ YOERequires 3+ years in CPU/SoC clocking, reset, and power-management logic; RTL design with Verilog, SystemVerilog, or VHDL; CPU/SoC development through tapeout; and a BS/MS in a technical discipline or equivalent.
Verilog, SystemVerilog, VHDL, SpyGlass, AMBA, AXI, AHB, APB, Scala, Chisel, Bluespec, RISC-V, Git, GitHub, Jira, Confluence