HiringCafe
Join our community

31 asic engineer jobs at 9 companies in Lodi, CA

2mo
Save
Mark Applied
Hide
Sr. ASIC Design Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides global edge-to-cloud technology solutions and IT infrastructure services.
5+ YOEDesign ASICs with Verilog/SystemVerilog, RTL, timing, verification; collaborate with verification and physical design; 5+ years of relevant experience.
Verilog, SystemVerilog, RTL, SVA, EDA tools, Python, Perl
Job PostingView all
2mo
Save
Mark Applied
Hide
Sr. ASIC Design Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Providing global edge-to-cloud infrastructure and IT solutions for businesses.
5+ YOEBachelor’s in Electrical Engineering; 5+ years ASIC design experience; strong Verilog/SystemVerilog; timing/room for leadership; knowledge of EDA tools; Python/Perl a plus.
Verilog, SystemVerilog, EDA tools, Python, Perl
Job PostingView all
2mo
Save
Mark Applied
Hide
Sr. ASIC Design Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides edge-to-cloud IT infrastructure and platform services.
5+ YOE5+ years in ASIC/SoC design with Verilog/SystemVerilog, RTL, timing closure, verification; strong problem-solving and communications.
Verilog, SystemVerilog, EDA tools, Synthesis, SVA, Python, Perl
Job PostingView all
2mo
Save
Mark Applied
Hide
Lead ASIC/FPGA Design Engineer
Livermore, California, United States
OnsiteFull Time
Aalyria
Aalyria: Provides laser communications and networking platforms for aerospace.
5+ YOELead RTL design of high-speed ASIC/FPGA modem; strong DSP, FEC integration, and power/performance optimizations; requires security clearance.
Verilog, SystemVerilog, LINT, CDC, RDC, Test benche s, Synthesis, Power/Area analysis, STA, Place and Route
Job PostingView all
1mo
Save
Mark Applied
Hide
Staff Engineer - ASIC Verification
San Jose or Folsom
$145k-$286k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
6+ YOEBS in electrical engineering or computer science; 6-8 years verification; RTL debugging, scoreboarding, and code coverage; test plans and coverage definitions.
SystemVerilog, UVM, C, DDR, PCIe/NVMe, NAND
Job PostingView all
1mo
Save
Mark Applied
Hide
Staff/Principal Engineer - ASIC Verification
San Jose or Folsom
$145k-$286k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
6+ YOEB.S. in EE/CS or equivalent, 6+ years verification experience, RTL debugging, scoreboarding, code coverage analysis, test-plan development; System-Verilog/UVM expertise preferred; familiarity with C and emulation advantageous.
System-Verilog, UVM, C, Claude-Code, RTL
Job PostingView all
3mo
Save
Mark Applied
Hide
Technical Staff Engineer - Emulation
San Jose or Roseville
$91k-$232k/yr OnsiteFull Time
Microchip Technology
Microchip TechnologyNasdaq: MCHP: Manufacturer of microcontrollers, analog, and mixed-signal integrated circuits.
12+ YOEBachelor's in Electrical or Computer Engineering; 12+ years in ASIC development and emulation; strong problem solving and communication; experience with PCIe, Cadence Palladium/Protium; UVM testbenches; SoC emulation expertise.
Cadence Palladium, Cadence Protium, PCIe, DDR, ONFI, AMBA AXI, SAS, NVMe, UVM, BFM, C
Job PostingView all
3w
Save
Mark Applied
Hide
IP Logic Design Engineer
Rancho Cordova, California, United States
$105k-$165k/yr OnsiteFull Time
Solidigm
Solidigm: Develops and manufactures NAND flash memory and solid-state drives.
7+ YOEMS in ECE with 7+ years or BS with 9+ years; expertise in Verilog/SystemVerilog and ASIC flow (RTL, synthesis, STA, ECO); experience with lint, CDC/RDC analysis, verification tools, scripting, and pre/post-silicon debug; 3D NAND experience preferred.
SystemVerilog, Verilog, RTL, synthesis, Static Timing Analysis (STA), ECO, lint tools, CDC/RDC analysis, SystemVerilog Assertions (SVAs), Gate-level simulation (GLS), Design for Testability (DFT)
Job PostingView all
1mo
Save
Mark Applied
Hide
Digital Verification Engineer - Weapon Subsystems 2
Livermore or California or New Mexico or United States
$122k-$238k/yr HybridFull Time, Temporary
Sandia National Laboratories
Sandia National Laboratories: Federal research and development laboratory for national security.
Bachelor's degree or equivalent, ability to obtain DOE Q-level (Top Secret) clearance, several years applying formal verification to FPGA/ASIC, proficiency with VHDL, Verilog, and SystemVerilog Assertions (SVA), strong analytical and written communication skills.
VHDL, Verilog, SystemVerilog Assertions (SVA)
Job PostingView all
3w
Save
Mark Applied
Hide
Senior Technologist, Hardware Development Engineering -
Roseville, California, United States
$177k-$235k/yr OnsiteFull Time
Western Digital
Western DigitalNASDAQ: WDC: Design and manufacture data storage devices and systems.
Expert-level hardware engineer with hands-on board and ASIC integration experience, high-speed interface and SI/PI expertise, lab bring-up and root-cause debug, and cross-functional technical leadership.
Cadence, Altium, Mentor, IBIS, AMI, S-parameters, SPICE, Oscilloscope, BERT, Network Analyzer, Spectrum Analyzer, JTAG, PRBS, IBERT
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior SoC Network Subsystem Architect
Santa Clara or Hillsboro or Folsom or Austin or Phoenix or San Jose
$164k-$269k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
7+ YOEBachelor's in EE/CE/CS and 7+ years building networking ASIC/SoC/IPU/DPU architectures, high-speed packet processing pipelines, and system-level tradeoffs; experience with programmable datapaths (P4) preferred.
P4
Job PostingView all
1w
Save
Mark Applied
Hide
Principal SoC Architect
Walnut Creek, California, United States
$168k-$300k/yr OnsiteFull Time
Aptiv
AptivNYSE: APTV: Engineers electrical architectures and safety software for vehicles.
12+ YOEBachelor's in EE/CE,12+ years ARM CPU SoC/ASIC architecture experience, Ethernet/PCIe and memory subsystem expertise, EM/thermal tradeoff and IP selection experience, scripting in Tcl/Perl/Python preferred.
Tcl, Perl, Python
Job PostingView all
1w
Save
Mark Applied
Hide
Senior/Principal R&D Digital Systems Security, Hybrid
Albuquerque or Livermore
$140k-$281k/yr HybridFull Time
Sandia National Laboratories
Sandia National Laboratories: Conducts science and engineering research for national security.
5+ YOEBachelor's plus 5 years relevant experience (or equivalent), ability to obtain DOE Q-level clearance, expertise in hardware/software security, formal methods, and familiarity with secure-system design and verification.
RocQ, Lean, C, C++, Java, Python, Rust, Assembly, ASIC, FPGA, NIST, CNSS
Job PostingView all

Explore Jobs

Expand Your Job Search