1mo
Save
Mark Applied
Hide
Digital Layout Design Engineer
San Diego, California, United States
OnsiteFull Time
Design custom digital macros and libraries for ASICs, work on advanced technology nodes, and collaborate with integration, CAD, circuit, and technology engineering teams.
1mo
Save
Mark Applied
Hide
Digital Design Engineer
Irvine, California, United States
$98k-$144k/yr OnsiteFull Time
1+ YOE1+ years experience designing and verifying high-performance communications/DSP ASICs; strong RTL (Verilog/System Verilog) and UNIX-based EDA tool skills; experience with verification, synthesis, lint, CDC, power analysis; MATLAB/C++ a plus.
Verilog, System Verilog, UNIX, EDA, MATLAB, C/C++
2w
Save
Mark Applied
Hide
Digital Design Principal Engineer/Manager
Irvine, California, United States
$190k-$225k/yr OnsiteFull Time
20+ YOE20+ years FPGA/SoC development with leadership experience; MS in Electrical Engineering; deep Verilog/SystemVerilog expertise; FPGA/ASIC implementation and packet processing experience; scripting in C/C++, Perl, Tcl, Python.
Verilog, SystemVerilog, AMD (Xilinx Vivado), C, C++, Perl, Tcl, Python, Claude Code, Copilot
3w
Save
Mark Applied
Hide
Senior Digital Design Engineer, Air Dominance and Strike
Costa Mesa, California, United States
$132k-$198k/yr OnsiteFull Time
4+ YOEBachelor's in EE/CE or related, 4+ years FPGA/ASIC digital design, proficiency in VHDL/Verilog/SystemVerilog, simulation/synthesis/timing closure, Linux/Git and Tcl/Python scripting, eligible for U.S. Secret clearance.
VHDL, Verilog, SystemVerilog, Linux, Git, Tcl, Python, Vitis, Jira
2mo
Save
Mark Applied
Hide
Senior Principal Engineer Digital ASIC Design/Manager
San Diego, California, United States
$214k-$348k/yr OnsiteFull Time
15+ YOEBS or MS in Electrical Engineering; 15 years in Digital ASIC design; leadership; cross-functional collaboration; RTL/verification; experience with mixed-signal interfaces is a plus.
Verilog, SystemVerilog, LINT, LEC, RDC/CDC, SDF, Genus, Conformal, Innovus, Spyglass Lint, TetraMax, Xcelium, Cadence, Synopsys PrimeTime, VCS, UGV, UVM
1mo
Save
Mark Applied
Hide
Sr. Staff/Staff Engineer, Digital Design
San Diego or San Jose
OnsiteFull Time
Deep RTL/SystemVerilog expertise, SoC architecture knowledge, familiarity with AXI/AHB/APB/OBI, multi-clock/multi-power-domain and timing closure experience, skills with SystemVerilog, Python, Tcl, UPF, and security technologies (Arm TrustZone, Secure Boot, PSA Level 2+); MS/PhD preferred.
SystemVerilog, Python, Tcl, UPF, AXI, AHB, APB, OBI, Arm TrustZone
2mo
Save
Mark Applied
Hide
Senior Digital Engineer
Sydney or Sydney or Irvine or Boston or Bangalore or Cambridge or Hangzhou or Taipei or Tokyo or Sydney
OnsiteFull Time
5+ YOE5+ years as Senior Digital Engineer; strong Verilog/SystemVerilog; RTL design; low-power techniques; collaborate with firmware/PHY teams.
Verilog/SystemVerilog, C, Python, Tcl, Shell, Makefiles, UPF/CPF, Scripting and automation
1mo
Save
Mark Applied
Hide
Digital Hardware Engineer
San Diego, California, United States
$115k-$185k/yr OnsiteFull Time
5+ YOEBachelor's in electrical engineering, 5+ years designing digital hardware, knowledge of microprocessors/SOCs, high-speed buses, schematic/PCB tools, and strong communication and problem-solving skills.
Schematic Capture, PCB layout, Digital Timing Simulators, Signal Integrity Simulators, LPDDR, PCIe, USB, Ethernet, SPI, I2C, SMBus
3w
Save
Mark Applied
Hide
PCB Design Engineer
San Diego, California, United States
$106k-$190k/yr OnsiteFull Time
8+ YOEExtensive PCB design experience for high-speed digital, analog, and power applications; deep Altium Designer expertise; ability to obtain DoD security clearance; senior-level engineering experience and strong communication skills.
Altium Designer, IPC Standards
1mo
Save
Mark Applied
Hide
Electrical Design Engineer
Vista, California, United States
$106k-$125k/yr OnsiteFull Time
8+ YOE8+ years designing analog/digital electronic products including hardware and firmware; knowledge of digital audio DSP, real-time embedded programming, component selection, PCB design, and product development under quality systems.
FPGAs, microprocessors, DSPs, OrCAD, AutoCAD, MPLABX, TI CCS, Microsoft Excel
3w
Save
Mark Applied
Hide
PCB Design Engineer
Foothill Ranch, California, United States
$115k-$145k/yr OnsiteFull Time
4+ YOE4+ years PCB design experience, proficiency with Altium Designer, multilayer PCB layout, analog/digital circuit knowledge, prototype bring-up, and lab test equipment.
Altium Designer, Draftsman, OutputJob, LTspice, Micro-Cap, Simulink, Gerber, Oscilloscope, Multimeter, Function Generator, Power Supply
2mo
Save
Mark Applied
Hide
Electrical Engineering Digital Design Lead
Irvine or Los Angeles
OnsiteFull Time
5+ YOETechnical degree or equivalent, minimum 5 years industry experience, advanced 3D design and coordination skills, competency with document management and Microsoft Office, strong understanding of engineering/architectural concepts and standards, excellent communication and organization.
BIM, Microsoft Office
2mo
Save
Mark Applied
Hide
ASIC Design Engineer I, Satellite Communications
San Diego, California, United States
$123k-$170k/yr OnsiteFull Time
2+ YOEBachelor's in Electrical Engineering; 2+ years in digital logic/DSP design; RTL implementation; DSP algorithms optimization.
MATLAB, RTL, UVM, SystemC, DPI-C, Verilog, VHDL
1w
Save
Mark Applied
Hide
Principal Analog Design Engineer
San Diego, California, United States
$175k-$240k/yr OnsiteFull Time
20+ YOEMaster's or PhD in EE, 15–20+ years AMS IC design experience, expertise in high-voltage analog, ADC/DAC/PLLs, digitally assisted analog, and cross-functional collaboration.
MATLAB, Simulink, Verilog-A, Octave
1w
Save
Mark Applied
Hide
Digital Design Specialist: Structural Engineering
Irvine or San Diego
$61k-$92k/yr HybridFull Time
4+ YOE4–15 years structural drafting/BIM experience, proficiency in CAD and Revit, strong communication, detail-oriented, able to produce construction documentation; Associate degree in drafting preferred.
CAD, Revit, BIM
6d
Save
Mark Applied
Hide
Staff Electronics Design Engineer
Palo Alto or Irvine
$167k-$209k/yr OnsiteFull Time
6+ YOEAdvanced degree and extensive electrical hardware design experience (analog, digital, mixed-signal), schematic/PCB/FPGA work, C programming, signal integrity, test equipment proficiency, and automotive product development experience.
Spice, Matlabs, C, FPGA, Oscilloscope, Logic Analyzer, Spectrum Analyzer, Power Supply
1mo
Save
Mark Applied
Hide
Principal /Sr. Principal Digital Engineer
San Diego, California, United States
OnsiteFull Time
5+ YOEBSEE/BSCE (or advanced degree) with 5+ years (Principal) or 8+ years (Sr. Principal) experience; hands-on VHDL FPGA design, verification, simulation and testing; Vivado, Quartus, Questa Simulator experience; board/system debug; ability to obtain US Secret clearance.
Electronic Design Automation (EDA) Tools, Vivado, Quartus, Questa Simulator, VHDL
3w
Save
Mark Applied
Hide
Senior Specialist, RF Design Electrical Engineering (40708)
San Diego, California, United States
$107k-$198k/yr OnsiteFull Time
6+ YOEBS in Electrical Engineering with 6+ years (or MS with 4+) experience in RF/microwave engineering, digital modulation, circuit/subsystem design, and test; ability to obtain Secret clearance.
ADS, AWR VSS, HFSS
2mo
Save
Mark Applied
Hide
Electrical Engineer - Digital
Mountain View or San Diego
$140k-$190k/yr OnsiteFull Time
5+ YOEBachelor's in Electrical Engineering; 5+ years electrical design/analysis; 3+ years with signal/power integrity tools; high-speed interfaces; PCB design; parts derating; test hardware experience; ability to deliver through product life cycle.
Altium, Ansys SIwave, HyperLynx, Simetrix, LTSpice, Python, MATLAB, Oscilloscopes, Spectrum Analyzers, DDR4, DDR5, Ethernet
1mo
Save
Mark Applied
Hide
Technical Director, Digital IP Design and IP Architect
San Diego or United States
$220k-$303k/yr OnsiteFull Time
Bachelor's in EE/CE, proven experience building and supporting digital IP across SoC generations, strong Verilog/SystemVerilog skills, knowledge of AHB/AXI, NOR/NAND/PSRAM controllers, ECC algorithms, low-power design, and post-silicon debug.
Verilog, SystemVerilog, EDA tools
Explore Jobs