128 digital design engineer jobs at 76 companies in Larkspur, CA
2d
Save
Mark Applied
Hide
Senior Digital Design Engineer
Vancouver or Chandler or San Francisco
$150k-$200k/yr HybridFull Time
6+ YOEBachelor's or master's degree in electrical or computer engineering, 6+ years of digital IC design experience, and hands-on Verilog or SystemVerilog RTL development for complex SoCs or ASICs.
Verilog, SystemVerilog, Synopsys, Cadence, SDC, UPF, CPF
1mo
Save
Mark Applied
Hide
AI Silicon, Digital Design Engineer
Palo Alto, California, United States
OnsiteFull Time
8+ YOEB.S. or M.S. in EE/Computer Engineering, 8+ years ASIC/SoC digital design experience, Verilog RTL expertise, EDA tool proficiency, synthesis/timing/LEC experience, and mentorship/communication skills.
Verilog, RTL, EDA tools, Logical Equivalence Checking (LEC), Clock Domain Crossing (CDC), Reset Domain Crossing (RDC)
1mo
Save
Mark Applied
Hide
Machine Learning Digital Design Engineer
Sunnyvale, California, United States
$178k-$250k/yr OnsiteFull Time
8+ YOEBachelor's degree or equivalent, 8+ years hardware design experience for production silicon, expertise in digital µarchitecture, RTL coding, micro-architecture development, and cross-functional technical communication.
RTL, SoC, ASIC, DSP, microcontrollers
1mo
Save
Mark Applied
Hide
Digital IC Design Engineer | BCP
Santa Clara, California, United States
$130k-$241k/yr OnsiteFull Time
3+ YOEB.S. in Electrical Engineering, 3+ years digital design experience; RTL/Verilog/SystemVerilog, Cadence, Python, UVM, and GDSII experience preferred; ability to implement and verify synthesizable RTL to GDSII.
RTL, Verilog/Systemverilog, Cadence, Python, UVM, VAMS, GDSII
1w
Save
Mark Applied
Hide
Senior RTL Design Engineer, Digital Signal Processing
Sunnyvale, California, United States
$163k-$236k/yr OnsiteFull Time
8+ YOEBachelor's degree in electrical or computer engineering, 8 years of DSP or high-speed digital logic design, and experience with communication systems, PHY, MATLAB, Python, or C++.
MATLAB, Python, C++, Design Compiler, Genus, PrimeTime, Tempus, Spyglass, Conformal, SerDes, SystemC
1mo
Save
Mark Applied
Hide
Senior Digital Product Designer, Design Systems
Milpitas, California, United States
$121k-$206k/yr HybridFull Time
6+ YOE6+ years product design with 2+ years in design systems, expertise in design tokens/component architecture, accessibility-first approach, experience partnering with engineers, advanced Figma skills, Bachelor's in design/HCI or related.
Figma
1w
Save
Mark Applied
Hide
Design Engineer III
Menlo Park or Sunnyvale
$140k-$150k/yr HybridFull Time
5+ YOERequires a BS in electrical/computer engineering or computer science, 5+ years of experience, SystemVerilog/UVM verification, coverage and SVA, RTL debug, simulators, Python or Perl, and digital design fundamentals.
SystemVerilog, UVM, VCS, Xcelium, Questa, Verdi, Python, Perl, PrimeTime PX (PTPX), PrimePower, UPF, Palladium, Zebu, RTL-to-GDSII
2d
Save
Mark Applied
Hide
Senior Design Engineer
Mountain View or Redmond
$120k-$235k/yr HybridFull Time
5+ YOERequires a doctorate plus 1+ year, master's plus 4+ years, bachelor's plus 5+ years, or equivalent experience in electrical, computer, or related engineering. Preferred expertise includes digital design, RTL, NoC, ASIC/SoC, synthesis, and post-silicon debug.
Intellectual Property (IP), Register Transfer Level (RTL), System on Chip (SOC), Verilog, SystemVerilog, Clock Domain Crossing (CDC), NoCs, ASIC, CPU
1mo
Save
Mark Applied
Hide
Digital Hardware Engineer
Sunnyvale, California, United States
OnsiteFull Time
Familiarity with computer system architecture and digital design; experience with design, implementation, and verification of baseband systems; strong cross-functional collaboration skills.
2mo
Save
Mark Applied
Hide
Electrical Design Engineer
Palo Alto, California, United States
$130k-$179k/yr HybridFull Time
7+ YOEBS/MS in Electrical Engineering; 7+ years PCB design experience; strong analog/digital/power circuitry; EMI/SI knowledge; lab test experience; good communication.
PSpice, LTSpice, Hyperlynx, Oscilloscopes, Logic analyzers, PCB design tools, PCB layout constraints
1w
Save
Mark Applied
Hide
Hardware Design Engineer
Tempe or San Jose or San Francisco or New York City
$133k-$210k/yr OnsiteFull Time
4+ YOEBachelor's degree or equivalent in electrical or computer engineering, 4+ years in high-speed digital board design and FPGA/RTL development, US citizenship, Secret clearance eligibility, and up to 10% travel.
SystemVerilog, Verilog, VHDL, AMD Vivado, Intel Quartus, Synopsys Synplify, Mentor Xpedition, Cadence, Altium, HyperLynx, Python, TCL, Perl, ModelSim, Questa, Git, Claude Code, Copilot, DDR4, SERDES, UART, I2C, SPI, LVDS, FPGA, RTL, SoC, ADC, DAC, CI/CD, AI
1mo
Save
Mark Applied
Hide
Senior Logic Design Engineer
Sunnyvale, California, United States
$170k-$250k/yr OnsiteFull Time
10+ YOEBachelor's in Electrical/Computer Engineering, 10+ years front-end digital SoC experience, Verilog/SystemVerilog and synthesis expertise, embedded/mixed-mode design and strong debugging and communication skills.
Verilog, SystemVerilog
3mo
Save
Mark Applied
Hide
PCB Design Engineer – Altium / Schematic & Layout
Saratoga, California, United States
$130k-$200k/yr OnsiteFull Time
PCB design engineer with Altium, multi-layer high-speed digital/mixed-signal boards; DFx focus; not RF design.
Altium Designer
2mo
Save
Mark Applied
Hide
Senior Hardware Design Engineer
Newark, California, United States
$130k-$150k/yr OnsiteFull Time
10+ YOEBachelor's in electrical engineering, 10+ years designing high-speed digital/analog circuitry and complex high-density PCBs, 5+ years designing fine-pitch boards, hands-on validation and debugging, proficiency with Python and C, experience with DDR4/DDR5 and PCIe Gen 5/6.
Python, C, DDR4, DDR5, PCIe Gen 5/6, SERDES, Protocol Analyzers, Oscilloscopes, Logic Analyzers, EVT, DVT
2mo
Save
Mark Applied
Hide
RTL/Logic Design Engineer
Santa Clara or United States
$166k-$250k/yr HybridFull Time
5+ YOE5+ years digital design experience; expertise in RTL/Verilog, high-speed memory interfaces (HBM, GDDR); familiarity with Synopsys, Cadence, Mentor Graphics; strong simulation, synthesis, timing analysis skills; BS/MS in engineering.
Verilog, Synopsys, Cadence, Mentor Graphics, Register Transfer Level (RTL)
1mo
Save
Mark Applied
Hide
Staff Hardware Design Engineer
Milpitas, California, United States
$141k-$213k/yr OnsiteFull Time
7+ YOEMaster's or PhD in Electrical Engineering, Physics, or equivalent; 7+ years product development experience with release to volume manufacturing; PCB and high-speed analog/digital design, signal integrity, EMI suppression, test and characterization using bench equipment; documentation skills.
Mixed Signal Oscilloscope, Sampling Oscilloscope, Vector Network Analyzer, Signal Generator, Multimeter, DC Power Supply, FPGA, Microcontroller, PCB
1w
Save
Mark Applied
Hide
Circuit Design Engineer III, Avionics
Sunnyvale, California, United States
$123k-$228k/yr OnsiteFull Time
3+ YOEBachelor's degree in electrical engineering or related field, 3+ years of experience designing digital or analog circuits and performing electronics analysis; U.S. citizenship required for DoD Secret clearance.
Zuken, PSPICE, Saber, SPICE, FPGA, Printed Wiring Board
3mo
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Santa Clara, California, United States
$136k-$219k/yr HybridFull Time
3+ YOEBS in Electrical or Computer Engineering; 3+ years in logic design (Verilog/SystemVerilog); experience with clock domains, digital systems, and VLSI; Python/Perl programming; strong communication skills.
Verilog, SystemVerilog, Python, Perl
3mo
Save
Mark Applied
Hide
Senior Rail Track Design Engineer
Coral Gables or New York City or Tampa or San Francisco or Houston or Los Angeles or Chicago or Pensacola or Dallas
HybridFull Time
8+ YOESenior track design engineer with 8+ years rail experience, PE licensure, civil engineering degree; BIM/Digital design tools proficiency; lead complex rail projects in the US.
Bentley OpenRail, OpenRoads, InRoads, MicroStation, Civil 3D
2w
Save
Mark Applied
Hide
Signal Integrity Design Engineer
Sunnyvale, California, United States
$160k-$230k/yr OnsiteFull Time
10+ YOEBachelor's degree in electrical or computer engineering, 10+ years simulating high-speed SerDes PCB channels, Ansys HFSS or Dassault CST expertise, TDR/VNA and oscilloscope measurement skills, and high-speed digital design knowledge.
Ansys HFSS, Dassault CST, TDR, VNA, oscilloscopes, Mentor HyperLynx, HSpice, Cadence Allegro, C, Python, Matlab
Explore Jobs