Camp Pendleton North • 50 milesRemote · Hybrid · Onsite · Field · All Environments
Camp Pendleton North • 50 milesRemote · Hybrid · Onsite · Field · All Environments
Camp Pendleton North • 50 milesRemote · Hybrid · Onsite · Field · All Environments
Camp Pendleton North • 50 milesRemote · Hybrid · Onsite · Field · All Environments
233 verification engineer jobs at 73 companies in Camp Pendleton North, CA
4w
Save
Mark Applied
Hide
ASIC Verification Engineer
Irvine or San Jose
$101k-$162k/yr OnsiteFull Time
3+ YOEEngineering degree (Bachelors/Masters/PhD) with 3+ years verification experience (varies by degree), proficiency in HDL and verification, C/C++, scripting, strong communication and teamwork.
SystemVerilog UVM, SystemVerilog, Verilog, VHDL, C, C++, Python, PERL, TCL
1mo
Save
Mark Applied
Hide
Design Verification Engineer
Aliso Viejo or San Jose or Córdoba or Toronto
OnsiteFull Time
3+ YOEBachelors in EE/CE/CS,3+ years verification experience, SystemVerilog/UVM, coverage-driven verification, C/C++ and scripting (Python,Tcl,Perl),test planning and debug skills.
SystemVerilog, UVM, C, C++, Python, Tcl, Perl
1mo
Save
Mark Applied
Hide
ASICS Design Verification Engineer
San Diego, California, United States
$116k-$173k/yr OnsiteFull Time
2+ YOEBachelor's in engineering or science and 2+ years ASIC design/verification experience (Master's/PhD alternatives available). Experience with SystemVerilog/UVM, testbench development, coverage, assertions, UPF, formal verification, and scripting (Perl/Python).
SystemVerilog-UVM, SystemVerilog, Verilog, VHDL, C, C++, Perl, Python, UVM, OVM, Unified Power Format (UPF), AMBA, AXI, AHB, APB
2w
Save
Mark Applied
Hide
Sr Staff COE Verification Engineer
San Diego, California, United States
$136k-$201k/yr OnsiteFull Time
5+ YOEBachelor’s or master’s degree in electrical or computer engineering, 5–10 years of ASIC/SoC verification experience, and expertise in PCIe, CXL, SystemVerilog, and UVM; scripting experience preferred.
UVM, SystemVerilog, SystemVerilog Assertions (SVA), Python, Shell, Perl, Palladium, Veloce, UPF
1w
Save
Mark Applied
Hide
Principal Verification Engineer
Orange County, California, United States
OnsiteFull Time
10+ YOERequires 10+ years of experience and a master's in electrical engineering or equivalent, with expertise in SystemVerilog, UVM/OVM/VMM, coverage methodologies, and SVA, PSL, or OVL assertions.
SystemVerilog, OVM, UVM, VMM, SVA, PSL, OVL, Cadence IFV, Jasper
1w
Save
Mark Applied
Hide
Lead Formal Verification Engineer
Austin or Orlando or San Diego
$156k-$268k/yr HybridFull Time
Undergraduate degree required; master's or PhD preferred. Requires formal verification expertise, SystemVerilog Assertions, EDA tools, processor architecture, verification infrastructure, and convergence techniques.
SystemVerilog Assertions (SVA), JasperGold, VC Formal, Murphi
1w
Save
Mark Applied
Hide
Principal Physical Verification Engineer
San Jose or Irvine
$150k-$250k/yr OnsiteFull Time
7+ YOEBachelor’s or Master’s degree in electrical engineering or related field, 7+ years of full-chip verification experience, ICV or Calibre expertise, block/chip PV flow development, and advanced DRC/LVS knowledge.
ICV, Calibre, Tcl, Python, Shell
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in Electrical or Computer Engineering; 5+ years hardware verification with SystemVerilog/UVM; RTL verification; strong SystemVerilog/UVM; experience with industry EDA tools; US citizenship and active Secret clearance; willingness to travel up to 10%
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, Python, TCL
1mo
Save
Mark Applied
Hide
PHY Design Verification Engineer
San Diego, California, United States
OnsiteFull Time
Work on PHY design verification, emulation, test and validation for wireless SoC development.
1d
Save
Mark Applied
Hide
AMS Verification Engineer (RFIC Engineering)
Irvine, California, United States
$125k-$195k/yr OnsiteFull Time
1+ YOEBachelor's degree in engineering and 1+ year of integrated circuit design or verification research or industry experience. Experience with AMS simulation, SystemVerilog, UVM, Python, and Verilog-A/AMS preferred.
SystemVerilog, UVM, Python, Verilog-A/AMS
1mo
Save
Mark Applied
Hide
Design Verification Engineer
San Diego, California, United States
$81k-$142k/yr OnsiteFull Time
3+ YOEBachelor's in engineering (or equivalent experience); 3+ years engineering experience; strong knowledge of ASME Y14.100 and Y14.5, PDM experience, ability to read/interprete drawings, lead teams, and obtain DoD clearance.
Product Data Management (PDM)
1w
Save
Mark Applied
Hide
Staff Design Verification Test Engineer
Costa Mesa, California, United States
$191k-$253k/yr OnsiteFull Time
12+ YOEBachelor's degree in engineering, physics, or related field; 12+ years in test, verification, or product engineering; RF/microwave measurement, DVT, NPI, failure triage, and engineering leadership experience.
Lattice OS, spectrum analyzers, signal analyzers, VNAs, signal generators, power meters
1mo
Save
Mark Applied
Hide
Senior Design Verification Engineer
Mountain View or Hillsboro or Redmond or San Diego
$120k-$235k/yr HybridFull Time
Experience creating emulation/simulation environments, verification using System Verilog/UVM, scripting (Python/Ruby/Perl), Verilog/C/C++, FPGA/emulation experience, and ability to meet export/security screening.
Zebu, Palladium, Verilog, System Verilog, UVM, C, C++, Python, Ruby, Perl, FPGAs, Makefiles
1w
Save
Mark Applied
Hide
Hardware Verification Engineer
San Diego, California, United States
$94k-$134k/yr HybridFull Time
5+ YOE5+ years validating hardware and software, a bachelor's or master's in Electrical or Computer Engineering, lab instrumentation expertise, C/C++, Python, embedded systems, IC bring-up, protocols, and FPGA experience.
C, C++, Python, I2C, I3C, SPI, MIPI, GPIB, JTAG, PCIe, Xilinx, Vivado, ARM, RISC-V, PIC, STM32, SystemVerilog, Verilog, VHDL, Matlab, Git, Cursor, Claude, GitHub Copilot, FPGA, logic analyzers, oscilloscopes, supplies, multimeters, development boards, processors, microcontrollers
2mo
Save
Mark Applied
Hide
Principal/ Sr. Principal Digital Verification Engineer
San Diego, California, United States
$125k-$235k/yr OnsiteFull Time
5+ YOEUS citizen able to obtain Secret clearance. Bachelor’s in EE or STEM required. 5+ years digital verification experience (Principal) or 8+ years (Sr. Principal). VHDL, FPGA verification, Siemens Questa, verification planning, and simulation/debug skills.
VHDL, FPGA, Siemens Questa Simulator, OSVVM, Perl, TCL, Bash, Makefile, Linux, Siemens Lint, Siemens Inspect, Siemens CDC
2mo
Save
Mark Applied
Hide
Principal/ Sr. Principal Digital Verification Engineer
San Diego, California, United States
$125k-$235k/yr OnsiteFull Time
5+ YOEBachelor's in EE or other STEM; 5+ (Principal) or 8+ (Sr Principal) years digital verification experience; VHDL and FPGA verification; Siemens Questa Simulator; US citizenship and ability to obtain Secret clearance.
VHDL, Siemens Questa Simulator, OSVVM, Perl, TCL, Bash, Makefile, Siemens Lint, Siemens Inspect, Siemens CDC
3mo
Save
Mark Applied
Hide
Satellite Design Verification Engineer, Amazon Leo
Austin or Sunnyvale or Redmond or San Diego
$136k-$184k/yr OnsiteFull Time
5+ YOE2+ years UVM, C, SystemC, and scripting; 5+ years verification for communication systems; Bachelor's degree in Electrical Engineering.
UVM, C, SystemC, DPI-C, SystemVerilog, Matlab
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE or related,5+ years hardware verification experience with SystemVerilog/UVM,experience with industry EDA tools,US citizenship and active Secret clearance required,ability to travel up to 10%.
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, AMD/Xilinx Vivado, Altera Quartus, Microchip Libero, TCL, Perl, Python, Linux
2mo
Save
Mark Applied
Hide
GPU Design Verification Engineer
San Diego, California, United States
$180k-$301k/yr OnsiteFull Time
10+ YOEMS/PhD or equivalent,10+ years ASIC design verification experience,SystemVerilog/UVM,constrained random,functional coverage,hw/sw co-simulation,emulation,strong debugging and GPU architecture knowledge.
SystemVerilog, UVM, emulation
2w
Save
Mark Applied
Hide
CPU SoC Verification Engineer
San Diego or Mountain View
$138k-$197k/yr OnsiteFull Time
4+ YOEBachelor's in EE/CE/CS or equivalent,4 years ARM SoC verification experience,EMB/GLS/post-silicon debug experience,EMR not relevant,proficiency with UVM/OVM and Python/Perl preferred.
UVM, OVM, Python, Perl, SDF, ATE
Explore Jobs