457 verification jobs at 135 companies in Round Rock, TX
3w
Save
Mark Applied
Hide
Verification Engineer
San Jose or San Diego or Austin or Longmont
$124k-$213k/yr HybridFull Time
Experience in IP/ASIC/FPGA verification using UVM, Verilog/SystemVerilog, scripting (Python/Perl), and developing test plans and regression suites; bachelor’s or master’s in computer or electrical engineering.
UVM, Verilog, System Verilog, Python, Perl, PCIe, CXL, NVMe, Ethernet, HLS
1mo
Save
Mark Applied
Hide
Verification Engineer Senior
Austin, Texas, United States
$191k-$269k/yr HybridFull Time
6+ YOEBachelor's in EE/CE/CS + 8+ yrs or Master's + 6+ yrs in ASIC/FPGA verification; SystemVerilog/UVM, OOP, coverage-driven verification, constrained-random testing, protocol experience (AXI, CHI, UART, SPI, I2C/I3C), strong debug skills.
SystemVerilog, UVM, Synopsys VCS, Cadence Xcelium
2mo
Save
Mark Applied
Hide
Design Verification Engineer
Lakeway or Austin
OnsiteFull Time
7+ YOEBSc/MSc in engineering or CS, 7+ years verification experience, expert SystemVerilog/UVM development, protocol verification (AXI, DDRx, PCIe, USBx), verification planning, and ability to travel; eligible to work in the US.
SystemVerilog, UVM, Specman/e, C, C++, Python, Perl
2mo
Save
Mark Applied
Hide
ASIC Verification Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOE5+ years verification experience, 2+ full block/system verification cycles, deep VLSI verification knowledge, experience with SystemVerilog/UVM/eRM, familiarity with data-paths/protocols (Ethernet preferred), mentoring and cross-team collaboration.
SystemVerilog, UVM, eRM, RTL, Ethernet
3mo
Save
Mark Applied
Hide
Staff Verification Engineer
Austin or Santa Clara
OnsiteFull Time
5+ YOE+5 years experience; BS/MS in CS/EE/CE; CPU verification; test plans and benches; IP verification; strong analytical skills.
SystemVerilog, C++, Python, Testbench
1mo
Save
Mark Applied
Hide
Senior Verification Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOEBSEE+5yrs or MSEE+3yrs or PhD+1yr; expertise in Verilog/SystemVerilog, OVM/UVM, formal methods; knowledge of DDR, PCIe, AMBA; scripting in Python/Perl and UNIX/Linux; strong debugging and verification planning skills.
Verilog, SystemVerilog, VHDL, OVM/UVM, SystemVerilog assertions (SVA), DDR, PCIe, AMBA (CHI, ACE, AXI), AI/LLM, Python, Perl, UNIX/Linux
1w
Save
Mark Applied
Hide
Silicon Design Verification Manager
Austin, Texas, United States
$192k-$278k/yr HybridFull Time
8+ YOE8+ years verification experience, degree in EE/CS/CE, expertise in advanced verification methodologies, processor architecture, System Verilog or C++, testbench design, and simulation-based verification.
System Verilog, C++
1mo
Save
Mark Applied
Hide
ASIC Engineer, Design Verification
Sunnyvale or Austin
$146k-$209k/yr OnsiteFull Time
6+ YOEBachelor's in CS/CE or equivalent; 6+ years SystemVerilog/UVM or C/C++ verification and IP/SoC level verification experience; EDA tools and scripting (Python, TCL, Perl, Shell).
SystemVerilog, UVM, C, C++, Python, TCL, Perl, Shell, Mercurial, Hg, Git, SVN, SV Assertions, Formal, Emulation, PCIe, RoCE, DDR, HBM, Ethernet
2mo
Save
Mark Applied
Hide
Design Verification (DV) Engineer
Mountain View or Austin
$200k-$320k/yr OnsiteFull Time
Expert SystemVerilog and UVM verification skills; hands-on experience with logic simulators and waveform debuggers; coverage-driven verification, assertion and regression infrastructure experience; optional formal, Python/Tcl scripting, and RISC-V familiarity.
SystemVerilog, UVM, Synopsys VCS, Cadence Xcelium, Synopsys Verdi, Cadence SimVision, Python, Tcl, LLVM, RISC-V
1mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
Austin or Santa Clara
$136k-$265k/yr HybridFull Time
5+ YOE5+ years experience; BS/MS in CS/CE/EE or equivalent experience; strong verification methodology skills, SystemVerilog OOP, UVM, VCS, debug tools (Debussy, GDB); firmware verification and strong communication.
SystemVerilog, VCS, Debussy, GDB, UVM, C, RISCV Assembly, RISCV
1mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
Austin or Santa Clara
$136k-$265k/yr HybridFull Time
5+ YOEBachelors/Masters in CS/CE/EE (or equivalent experience), 5+ years experience, SystemVerilog OOP, verification methodology (UVM), VCS/Debussy/GDB exposure, experience with random stimulus, functional coverage, assertions, firmware/hardware verification.
SystemVerilog, VCS, Debussy, GDB, UVM, C, RISC-V Assembly
1mo
Save
Mark Applied
Hide
Digital Design Verification Engineer
Bristol or Austin
£125k/yr OnsiteFull Time
5+ YOE5+ years in digital verification for high-performance ASICs/SoCs; strong SystemVerilog, SVA, UVM, Cocotb, formal verification, CDC/RDC, and algorithm modelling (MATLAB/Simulink or Python/NumPy) skills; experience with high-speed IP (SerDes, DDR/HBM, PCIe).
SystemVerilog, UVM, SVA, CocoTB, MATLAB/Simulink, Python, NumPy, Jasper, FPGA, RTL simulation, formal verification, linting, CDC/RDC, STA, UPF, CPF, gate-level simulation
1w
Save
Mark Applied
Hide
Verification Specialist
Georgetown, Texas, United States
RemoteFull Time
0.75+ YOEVerify patient and payer eligibility for ground ambulance transports (Medicare/Medicaid/commercial), document results in LOGIS, and communicate with payers, dispatch, and patients; high attention to detail and data entry accuracy required.
LOGIS, Waystar, Microsoft Office
3w
Save
Mark Applied
Hide
Design Verification Engineer
Raleigh or Hillsboro or Austin or Mountain View or Redmond
$102k-$202k/yr HybridFull Time, Contract
1+ YOEMaster's+1 or Bachelor's+2 years technical engineering experience (or equivalent); verification of silicon/IP using UVM/System Verilog/Formal; Python scripting; knowledge of CHI/AMBA/PCIe/CXL preferred; pass Microsoft Cloud Background Check and export-control screening.
UVM, Formal, System Verilog, Python
1w
Save
Mark Applied
Hide
ASIC SoC Verification Engineer
Austin, Texas, United States
OnsiteFull Time
Experience in SoC/IP/Subsystem verification, SystemC/TLM and RTL verification, hardware emulation familiarity, strong problem-solving and communication; BS required (MS preferred).
SystemC, TLM, RTL, hardware emulation
1w
Save
Mark Applied
Hide
ASIC SoC Verification Engineer (788438)
Austin, Texas, United States
HybridFull Time
Experience in SoC/IP/SubSystem verification, SystemC/TLM and RTL environments, hardware emulation, knowledge of high-speed interfaces, strong problem-solving and communication;BS required, MS preferred.
SystemC/TLM, RTL, hardware emulation
2mo
Save
Mark Applied
Hide
Design Verification Engineer (Einfochips)
Austin or San Jose
OnsiteFull Time
6+ YOE6+ years in System Verilog HVL and C/C++, 6+ years in UVM; strong testbench development, debug, and verification closure; experience with DSP, scripting, and version control tools.
SystemVerilog, HVL, C, C++, UVM, SVTB, Make, Perl, Python, Bugzilla, Subversion
4w
Save
Mark Applied
Hide
Senior Firmware Verification Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOEBS/MS in EE or Computer Engineering required; 5+ years firmware verification experience in pre-silicon; SystemVerilog, C, Python/Perl skills; familiarity with RTL, emulation, and lab test equipment.
SystemVerilog, UVM, C, Python, Perl, RTL, FPGA, QEMU, SimVision, Verdi, oscilloscopes, power supplies, logic analyzers
1mo
Save
Mark Applied
Hide
Principal Engineer, Design Verification Engineering
Austin, Texas, United States
$198k-$251k/yr HybridFull Time
10+ YOEMaster's in EE/CE (or equivalent) and 10+ years verification experience; expertise in System Verilog, UVM/OVM, Verilog, C/C++, Perforce or Git, EDA tools, scripting (Python/Perl/Shell), and pre/post-silicon verification including ARM or RISC-V subsystems.
System Verilog, UVM, OVM, Verilog, C, C++, Perforce, Git, EDA tools, Python, Perl, Shell
2mo
Save
Mark Applied
Hide
CPU Core Design Verification Test Generator Lead
Austin or Santa Clara
$100k-$500k/yr HybridFull Time
8+ YOE8+ years in CPU design verification, test generation, or related validation. Led development of test generators for x86, ARM, or RISC-V. Familiar with ISA behavior and high-performance out-of-order microarchitecture. Builds scalable verification tools and automation. Strong cross-team communication.
RISC-V, x86, ARM, automation, verification
Explore Jobs
Expand Your Job Search
Top Cities Near Round Rock for Verification
- Verification jobs in Austin, TX
- Verification jobs in Killeen, TX
- Verification jobs in Temple, TX
- Verification jobs in Cedar Park, TX
- Verification jobs in Georgetown, TX
- Verification jobs in San Marcos, TX
- Verification jobs in Pflugerville, TX
- Verification jobs in Leander, TX
- Verification jobs in Kyle, TX
- Verification jobs in Copperas Cove, TX
- Verification jobs in Harker Heights, TX
- Verification jobs in Hutto, TX
- Verification jobs in Belton, TX
- Verification jobs in Taylor, TX
- Verification jobs in Lakeway, TX
- Verification jobs in Buda, TX
- Verification jobs in Lockhart, TX
- Verification jobs in Elgin, TX
- Verification jobs in Bastrop, TX
- Verification jobs in Lampasas, TX