HiringCafe
Join our community

36 asic engineer jobs at 8 companies in Hemet, CA

2mo
Save
Mark Applied
Hide
Sr. ASIC DFT Engineer (Silicon)
Irvine or Austin or Sunnyvale
$125k-$150k/yr OnsiteFull Time
SpaceX
SpaceX: Designs and launches advanced rockets and satellite internet constellations.
5+ YOEBachelor's in engineering or physics; 5+ years in DFT/semiconductor testing; strong ASIC/DFT/ATE expertise.
Siemens Tessent, ATPG, Teradyne, Advantest, Perl, Python, Tcl, C++, IEEE 1500, IEEE 1687, IST
Job PostingView all
6d
Save
Mark Applied
Hide
ASIC Verification Engineer
Irvine or San Jose
$101k-$162k/yr OnsiteFull Time
Broadcom
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
3+ YOEEngineering degree (Bachelors/Masters/PhD) with 3+ years verification experience (varies by degree), proficiency in HDL and verification, C/C++, scripting, strong communication and teamwork.
SystemVerilog UVM, SystemVerilog, Verilog, VHDL, C, C++, Python, PERL, TCL
Job PostingView all
2mo
Save
Mark Applied
Hide
Senior Principal Engineer, Architecture ASIC / System
Toronto or Ottawa or Burlington or Irvine or Morrisville or Santa Clara or Westborough
$192k-$255k/yr OnsiteFull Time
Marvell
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
14+ YOESenior architect with 14+ years in system architecture for SoC; expertise in interconnects, memory hierarchies, power management, security; strong technical leadership.
IP evaluation, IP block, SoC architecture
Job PostingView all
3mo
Save
Mark Applied
Hide
ASIC High Speed AMS Technical Leader
Carlsbad, California, United States
OnsiteFull Time
Cisco
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
12+ YOELead analog/mixed-signal design for high-speed optical driver ICs; coordinate full-chip specs, design, verification; mentor engineers; collaborate across teams.
Cadence Virtuoso, Spectre, Caliber, SystemVerilog, Verilog-AMS, Python, C
Job PostingView all
2d
Save
Mark Applied
Hide
Hardware Engineer
Colorado Springs or Irvine or Longmont or Fremont or Rochester or San Jose
$91k-$113k/yr OnsiteFull Time
Western Digital
Western DigitalNASDAQ: WDC: Design and manufacture data storage devices and systems.
Early-career candidates pursuing or recently completing an engineering degree; familiarity with hardware, firmware, ASIC/SoC, or systems; programming and design experience through coursework or projects; strong analytical and communication skills.
Verilog/SystemVerilog, RTL, FPGA, C, C++, Assembly, Python, Java, Go, SQL, JavaScript, Git, Linux, IDE, CAD, Microsoft Office, RTOS
Job PostingView all
2w
Save
Mark Applied
Hide
Digital Design Principal Engineer/Manager
Irvine, California, United States
$190k-$225k/yr OnsiteFull Time
InnoPhase
InnoPhase: Designing energy-efficient semiconductor solutions for 5G cellular networks.
20+ YOE20+ years FPGA/SoC development with leadership experience; MS in Electrical Engineering; deep Verilog/SystemVerilog expertise; FPGA/ASIC implementation and packet processing experience; scripting in C/C++, Perl, Tcl, Python.
Verilog, SystemVerilog, AMD (Xilinx Vivado), C, C++, Perl, Tcl, Python, Claude Code, Copilot
Job PostingView all
1w
Save
Mark Applied
Hide
Staff Systems Engineer
Carlsbad, California, United States
$134k-$175k/yr OnsiteFull Time
MaxLinear
MaxLinearNASDAQ: MXL: Provides radio-frequency and mixed-signal semiconductor solutions for communications.
3+ YOEExperience validating ASICs for optical modules and data center applications, high-speed serial interfaces and re-timer design, signal integrity and DSP expertise, test automation, PCB/simulation (ADS, Cadence, Matlab), BS/MS/PhD with relevant years of experience.
ADS, Cadence, Matlab, PCIe, Ethernet, SerDes
Job PostingView all
3d
Save
Mark Applied
Hide
Principal Design Validation & Test (DVT) Engineer
Irvine, California, United States
OnsiteFull Time
Celero Communications
Celero Communications: Developing high-performance coherent DSP technology for AI connectivity.
8+ YOE8+ years post-silicon validation/DVT experience with complex ASICs/SoCs; Bachelor's in EE/CE/CS or related; Python skills; lab equipment and high-speed protocol expertise; strong debug and communication skills.
JTAG, Python, oscilloscopes, BERTs, protocol analyzers, network analyzers, logic analyzers, Ethernet traffic generators, power measurement equipment, PCIe, Ethernet, SerDes, CXL, SPI, I²C, MDIO, RTL
Job PostingView all

Explore Jobs

Expand Your Job Search