134 asic engineer jobs at 31 companies in Pflugerville, TX
1w
Save
Mark Applied
Hide
1w
ASIC Engineer, Architecture
Sunnyvale or Austin
$146k-$209k/yrOnsiteFull Time
MetaNASDAQ: META: Develops social networking platforms and virtual reality technologies.
6+ YOE6+ years in ASIC/silicon engineering with experience in performance modeling; proficiency in C++ and Python; BS in CS/CE or equivalent; experience with SystemC, assembly, and ASIC performance analysis.
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
Bachelor's in Electrical Engineering (required); design and verification experience for ASICs/SoCs; strong SystemVerilog skills; experience debugging architectures and verifying IP-to-system levels; familiarity with microarchitecture, synthesis, timing, and RTL development.
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
5+ YOEBachelors in Engineering with 5+ years or Masters in Engineering with 3+ years in ASIC physical design; experience with floorplanning, place-and-route, STA, timing closure, DFT collaboration, scripting, and design flow optimization.
Blue Origin: Develops reusable rockets and systems for human spaceflight.
10+ YOEBS/MS in Electrical Engineering or related,10+ years experience in complex SoC/ASIC design and verification,Verilog/System Verilog,ARM integration,DSP and high-speed interfaces,post-silicon bring-up experience.
Verilog, System Verilog, Matlab, SystemC, C, FPGA, AXI, PCIE, ARM
EricssonNasdaq Stockholm: ERIC B: Global provider of telecommunications equipment and services.
Several years of RTL verification experience in IP/ASIC/SoC, deep SystemVerilog and UVM knowledge, testbench architecture, scripting (TCL/Python/Perl), Linux/GIT experience, and BS/MS in EE/CE or equivalent experience.
Retym: Developing coherent DSP silicon for AI data center infrastructure.
5+ YOE5+ years verification experience, 2+ full block/system verification cycles, deep VLSI verification knowledge, experience with SystemVerilog/UVM/eRM, familiarity with data-paths/protocols (Ethernet preferred), mentoring and cross-team collaboration.
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
Develop and execute IP verification architectures and test plans using System Verilog, UVM, SystemC, Verilog and C/C++; debug regressions, analyze coverage, and participate in code reviews. BS/MS in engineering or CS required. This role is not eligible for visa sponsorship.
System Verilog, UVM, SystemC, Verilog, C, C++, Linux, Windows, VIP
Cornelis Networks: High-performance networking solutions for AI and HPC datacenters.
8+ YOE8+ years in digital design with Verilog/SystemVerilog; RTL design for high-speed data paths; Ethernet host adapters; timing closure; system-level debug; strong communication.
Neuralink: Developing implantable brain-computer interfaces to restore human capabilities.
Bachelor's degree in computer science or related field; experience with EDA compute environments; proficiency in Rust/Go/C++; Linux storage and datacenter systems; multi-cloud/hybrid deployments; embedded cross-compilation toolchains.
EricssonNasdaq: ERIC: Manufactures telecommunications equipment and provides networking services.
10+ YOE10+ years RTL verification experience, strong SystemVerilog/UVM and testbench architecture skills, experience in SerDes/PCIe/ARM/DSP/Ethernet domains, scripting (TCL, Python, Perl), BS/MS in EE or CS.
Renesas ElectronicsTokyo Stock Exchange: 6723: Designs and manufactures semiconductors for automotive and industrial systems.
10+ YOEMS in Engineering required, 10+ years in power management, experience with firmware-enabled products and large-scale ASIC/SoC power, multiphase DC/DC converters, mixed-signal ICs, control loop theory, FPGA prototyping, lab equipment and automation.
Optiver: Global market maker providing liquidity to financial markets.
Pursuing BS/MS/PhD in Computer or Electrical Engineering (graduating Dec 2026–Jun 2027). Hands-on FPGA/ASIC digital design experience and proficiency in VHDL, Verilog, or System Verilog. Strong engineering instincts and collaboration skills.
AmbiqNYSE: AMBQ: Develops energy-efficient semiconductors for edge AI devices.
8+ YOEBachelors in EE/CE (or higher),8+ years ASIC/SoC RTL design,strong Verilog/SystemVerilog skills,ARM/AMBA experience,front-end ASIC flow knowledge,experience with tapeout/silicon bring-up,and US work authorization.
Santa Clara or Mountain View or Hillsboro or Austin or Redmond
$143k-$275k/yrHybridFull Time
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
3+ YOEDegree in EE/CE/CS (or equivalent) with 3+ to 8+ years technical engineering experience depending on degree, experience in ASIC/SoC verification, UVM/SystemVerilog/Verilog and C proficiency, ability to pass Microsoft security screening.