HiringCafe
Join our community

27 asic engineer jobs at 6 companies in Yuba City, CA

3mo
Save
Mark Applied
Hide
Sr. ASIC Design Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides global edge-to-cloud technology solutions and IT infrastructure services.
5+ YOEDesign ASICs with Verilog/SystemVerilog, RTL, timing, verification; collaborate with verification and physical design; 5+ years of relevant experience.
Verilog, SystemVerilog, RTL, SVA, EDA tools, Python, Perl
Job PostingView all
3mo
Save
Mark Applied
Hide
Sr. ASIC Design Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Providing global edge-to-cloud infrastructure and IT solutions for businesses.
5+ YOEBachelor’s in Electrical Engineering; 5+ years ASIC design experience; strong Verilog/SystemVerilog; timing/room for leadership; knowledge of EDA tools; Python/Perl a plus.
Verilog, SystemVerilog, EDA tools, Python, Perl
Job PostingView all
3mo
Save
Mark Applied
Hide
Sr. ASIC Design Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides edge-to-cloud IT infrastructure and platform services.
5+ YOE5+ years in ASIC/SoC design with Verilog/SystemVerilog, RTL, timing closure, verification; strong problem-solving and communications.
Verilog, SystemVerilog, EDA tools, Synthesis, SVA, Python, Perl
Job PostingView all
2mo
Save
Mark Applied
Hide
Staff Engineer - ASIC Verification
San Jose or Folsom
$145k-$286k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
6+ YOEBS in electrical engineering or computer science; 6-8 years verification; RTL debugging, scoreboarding, and code coverage; test plans and coverage definitions.
SystemVerilog, UVM, C, DDR, PCIe/NVMe, NAND
Job PostingView all
2mo
Save
Mark Applied
Hide
Staff/Principal Engineer - ASIC Verification
San Jose or Folsom
$145k-$286k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
6+ YOEB.S. in EE/CS or equivalent, 6+ years verification experience, RTL debugging, scoreboarding, code coverage analysis, test-plan development; System-Verilog/UVM expertise preferred; familiarity with C and emulation advantageous.
System-Verilog, UVM, C, Claude-Code, RTL
Job PostingView all
1d
Save
Mark Applied
Hide
SMTS Silicon Design Engineer
Folsom, California, United States
$156k-$268k/yr OnsiteFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
4+ YOEMaster's degree in VLSI, electronics, computer, or electrical engineering plus 4 years of related experience; alternatively, bachelor's degree plus 6 years. Requires signal integrity, circuit design, validation, debugging, product cycles, and front-end EDA experience.
ASIC, Front-End EDA
Job PostingView all
1mo
Save
Mark Applied
Hide
IP Logic Design Engineer
Rancho Cordova, California, United States
$105k-$165k/yr OnsiteFull Time
Solidigm
Solidigm: Develops and manufactures NAND flash memory and solid-state drives.
7+ YOEMS in ECE with 7+ years or BS with 9+ years; expertise in Verilog/SystemVerilog and ASIC flow (RTL, synthesis, STA, ECO); experience with lint, CDC/RDC analysis, verification tools, scripting, and pre/post-silicon debug; 3D NAND experience preferred.
SystemVerilog, Verilog, RTL, synthesis, Static Timing Analysis (STA), ECO, lint tools, CDC/RDC analysis, SystemVerilog Assertions (SVAs), Gate-level simulation (GLS), Design for Testability (DFT)
Job PostingView all
4d
Save
Mark Applied
Hide
Ethernet Product Marketing Engineer
Hillsboro or Folsom or Santa Clara or Phoenix
$138k-$266k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
5+ YOEBachelor's degree in business, marketing, or a related field; 5+ years of related experience in technical, networking, cloud, telecommunications, or data center industries and portfolio marketing strategy.
Ethernet, Cloud, ASIC, SoC
Job PostingView all
1d
Save
Mark Applied
Hide
Technologist, Hardware Development Engineering
Roseville, California, United States
$171k-$227k/yr OnsiteFull Time
Western Digital
Western DigitalNASDAQ: WDC: Design and manufacture data storage devices and systems.
Expert hardware engineer with full-lifecycle ownership, board design, ASIC integration, high-speed Ethernet and PCIe, FPGA platforms, SI/PI, DFT, lab debug, and cross-functional technical leadership experience.
FPGA, PCIe, Ethernet, DDR, SerDes, USB, I2C, SPI, MIPI, JTAG, BERT, IBIS/AMI, S-parameters, SPICE, Cadence, Altium, Mentor, Oscilloscopes, Network analyzers, Spectrum analyzers
Job PostingView all

Explore Jobs

Expand Your Job Search