40 fpga engineer jobs at 23 companies in Cotati, CA
1mo
Save
Mark Applied
Hide
FPGA Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Verilog, SystemVerilog, AXI4, AXI4-Lite, AXI4-Stream, Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP, UDP, IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins
1mo
Save
Mark Applied
Hide
Hardware Engineer - FPGA
Milpitas or San Francisco
$152k-$222k/yr OnsiteFull Time
7+ YOEExperienced FPGA/ASIC engineer with RTL (Verilog/SystemVerilog) skills, FPGA tool experience, 7+ years (BS) or 4+ years (MS), verification experience (UVM/VMM) preferred.
Verilog, SystemVerilog, UVM, VMM
2mo
Save
Mark Applied
Hide
Electrical Engineer, Compute Architecture
Austin or South San Francisco
$105k-$176k/yr OnsiteFull Time
Bachelor’s in Electrical Engineering or related field; experience in electronics design, FPGA-based systems, timing & high-speed interfaces.
FPGA, Verilog, SystemVerilog, PCIe, MIPI, LVDS, JESD204, Ethernet, Altium
2mo
Save
Mark Applied
Hide
Electrical Engineer II
Petaluma, California, United States
$82k-$116k/yr OnsiteFull Time
2+ YOEB.S. in Electrical Engineering, 2+ years experience, Altium Designer experience, RF/embedded/FPGA and power electronics familiarity, proficiency with hardware protocols, troubleshooting skills, clean driving record, U.S. citizenship/ITAR compliance.
Altium Designer, FPGA, RF, LVDS, I2C, HDMI, UART, SPI, CAN, USB
1mo
Save
Mark Applied
Hide
GPU/CPU Systems Engineer
Seattle or San Francisco
$135k-$306k/yr OnsiteFull Time
10+ YOEExpertise in GPU/CPU hardware and platform engineering, firmware and diagnostics (BMC, UEFI/BIOS, Linux), board-level tools, FPGA and server architectures (x86/ARM); 10+ years experience preferred; strong debugging and communication skills.
BMC firmware, UEFI, BIOS, Linux, FPGA, PCIe, DDR, Ethernet, USB, SPI, GPU
2mo
Save
Mark Applied
Hide
Forward Deployed Engineer
Boston or San Francisco or United States
FieldFull Time
7+ YOE7+ years engineering experience preferred; strong programming in Python/C++/CUDA/Matlab/VHDL/Verilog/Rust; experience with GPU/FPGA/embedded systems; ability to obtain U.S. Top Secret clearance; willing to travel 30-75%.
Python, C++, CUDA, Matlab, VHDL, Verilog, Rust, GPU, FPGA
2w
Save
Mark Applied
Hide
R&D Engineer 3, Hardware
Santa Rosa, California, United States
$106k-$177k/yr OnsiteFull Time
Degree in Electrical Engineering; experience in high-speed digital PCB design, signal integrity, FPGA/CPLD programming, and component selection; ability to work onsite in Santa Rosa; <10% travel.
PCIe, SerDes, SPI, FPGA, CPLD, PCA design tools
2mo
Save
Mark Applied
Hide
Principal, Electrical Engineer
Sunnyvale or San Francisco
$234k-$336k/yr OnsiteFull Time
20+ YOE20+ years EE and hardware validation experience; expertise in safety-critical electronics, IPC-A-610/620 manufacturing standards, SoC/MCU/FPGA schematics, DFM, ATE/HIL validation, and end-to-end high-volume product development; Bachelor's in EE required.
ATE, HIL, Design for Manufacturing (DFM), IPC-A-610, IPC-A-620, SoC, MCU, FPGA
2mo
Save
Mark Applied
Hide
Hardware Engineer (Space)
Tempe or San Jose or San Francisco or New York City
$133k-$210k/yr OnsiteFull Time
6+ YOEBachelor's in Electrical Engineering,6+ years hardware engineering experience in high-speed digital board design,FPGA/SoC integration,HyperLynx and schematic tools experience,space hardware qualification experience,US citizenship,ability to travel up to 10%.
Mentor Xpedition, Cadence, HyperLynx, GitHub
1mo
Save
Mark Applied
Hide
Mixed-Signal Engineer
Tempe or San Francisco or Phoenix
$130k-$170k/yr HybridFull Time
4+ YOEBS/MS in EE,4+ years mixed-signal hardware design,high-speed PCB and analog fundamentals,lab experience with oscilloscopes and analyzers,and experience interfacing data converters to FPGAs.
Altium, Cadence Allegro, JESD204, SerDes, VHDL, Verilog, SystemVerilog, Xilinx, AMD, Intel, oscilloscope, spectrum analyzer, network analyzer
2w
Save
Mark Applied
Hide
Electrical Engineer, Tactile/Hand Sensor
San Francisco, California, United States
$180k-$300k/yr OnsiteFull Time
Experience designing embedded and mixed-signal systems, sensor integration, motor control, power electronics, ECAD proficiency, hardware debugging, and a BS/MS in electrical engineering or related field.
Altium Designer, KiCad, Cadence, Oscilloscope, Logic Analyzer, JTAG, MCU, FPGA, IMU, BLE, Wi-Fi, C, C++
1mo
Save
Mark Applied
Hide
Senior RTL Engineer, Interconnect Design
San Francisco, California, United States
$225k-$445k/yr HybridFull Time
Senior RTL engineer with deep Verilog/SystemVerilog expertise, SoC interconnect/NoC experience, protocol knowledge (AXI, APB, CXL, PCIe, Ethernet), RTL signoff flows, and track record from microarchitecture through tape-out.
Verilog, SystemVerilog, AXI, APB, CXL, PCIe, Ethernet, RDMA, RoCE, network-on-chip, NoC, FPGA, lint, CDC/RDC, synthesis, formal verification, static timing analysis, power analysis, design-for-test
1w
Save
Mark Applied
Hide
Principal Electrical Engineer (Design Lead)
San Francisco, California, United States
OnsiteFull Time
Deep experience designing complex high-speed digital and analog/mixed-signal boards, embedded firmware (C/C++), HDL (VHDL/Verilog/SystemVerilog), hardware bring-up, and leading electrical engineering practices for regulated medical devices.
Altium, KiCad, C, C++, Python, VHDL, Verilog, SystemVerilog, HDL, FPGA, MCU, SoC, 10/25/100G Ethernet
1mo
Save
Mark Applied
Hide
Automation Engineer for Safety Systems
Berkeley or California
$159k-$175k/yr OnsiteFull Time
8+ YOEBachelor's in engineering or related, 8+ years' relevant experience (6+ with master’s), 6+ years designing safety-related control systems, hands-on Siemens PLC and TIA Portal experience, familiarity with IEC/ISO safety standards, PLC programming and modern software practices.
PLCs, FPGAs, EPICS, Siemens PLCs, Siemens TIA Portal, Siemens SIMATIC S7-1500, PLC-Sim Advanced, Simit, Siemens WinCC Comfort/Unified HMI, Ladder Logic, Structured Text, Structured Control Language, Profinet, Ethernet/IP, SNMP, Modbus, OPCUA, AutoCAD Electrical, EPLAN, C/C++, Python, Java
3w
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
3mo
Save
Mark Applied
Hide
Perception Engineer
San Francisco, California, United States
$130k-$170k/yr OnsiteFull Time
2+ YOE2–6+ years in computer vision, sensor fusion, or robotics perception; strong C++ with ML; ROS2, Docker; real-time inference; multi-sensor data fusion.
C++, Python, TensorFlow, PyTorch, TensorRT, OpenVINO, ROS2, Docker, Git, CUDA, FPGA
2w
Save
Mark Applied
Hide
Senior Microscope Engineer
San Francisco, California, United States
$140k-$200k/yr OnsiteFull Time
5+ YOE5+ years designing and building high-throughput optical microscopes; strong optical alignment and optomechanical skills; experience with illumination, objectives, cameras, instrument control, and scaling prototypes to production.
CAD, FPGA
2mo
Save
Mark Applied
Hide
R & D Engineer 5 (0443) Job #86742 - Berkeley Wireless Research Center (BWRC)
Berkeley, California, United States
$145k-$200k/yr OnsiteFull Time
Doctorate or advanced degree with experience; subject-matter expertise in custom integrated circuits, FPGA and software engineering; expert programming skills (C, C++, Java, JavaScript, PHP, Python, Tcl/Tk, Scheme, shell); experience with CAD tools and advanced project management.
C, C++, Java, JavaScript, PHP, Python, Tcl/Tk, Scheme, C shell, Bourne shell, Design Compiler, Modelsim, Virtuoso, Ansoft HFSS, Keysight, Innovus, Astro, Calibre, Xilinx Vivado
6d
Save
Mark Applied
Hide
Core Performance Architect
Santa Clara or Hsinchu or Austin or Berkeley
$179k-$219k/yr OnsiteFull Time
3+ YOEMS in Computer Science or Computer Architecture, 3+ years in high-performance processor development, hands-on RTL/FPGA experience, EM/FPGA debug, performance analysis, strong communication and leadership.
RISC-V, RTL, FPGA, Integrated Logic Analyzer, FPGA flows
1mo
Save
Mark Applied
Hide
Sr. Staff, Instrument Software Engineer
South San Francisco, California, United States
$175k-$210k/yr OnsiteFull Time
10+ YOESenior staff-level software engineer with ~10+ years experience; expertise in C/C++/C#/Rust/TypeScript/Python, firmware and hardware integration, RTOS, memory management, and large-data performance optimization.
C#, C++, C, Rust, TypeScript, Python, Git, AWS, Azure, GCP, .NET, WPF, RTOS, SPI, USB, 1G/10G Ethernet, FPGA, ASIC
Explore Jobs