2w
Save
Mark Applied
Hide
IC Design Engineer
Chestnut Ridge, New York, United States
$114k-$151k/yr OnsiteFull Time
2+ YOE2+ years BiCMOS IC design with tape-out experience, BS/MS/PhD in Electrical Engineering, RF and wideband design skills, proficiency with Cadence tools and Python, strong collaboration and communication.
Virtuoso, AMS, SpectreRF, Explorer, Assembler, Quantus, EMX, Physical Verification System, Skill, Python, Ansys HFSS
2mo
Save
Mark Applied
Hide
IC Design Engineer
San Jose or Irvine
$127k-$203k/yr OnsiteFull Time
10+ YOEBS or MS in Electrical Engineering with 10+ years of IC physical design experience; extensive tool experience (Innovus, VCLP, Formality, LEC, Calibre); Cadence Innovus; TCL scripting; Python.
Innovus, VCLP, Formality, LEC, Calibre, Cadence Innovus, TCL scripting, Python
2w
Save
Mark Applied
Hide
IC Design Engineer
Berkeley, California, United States
$111k-$223k/yr OnsiteFull Time
2+ YOEDesign and develop high-performance analog/mixed-signal ASICs, perform block design, layout, verification, test and chip integration; collaborate with scientific teams; proficiency with IC design suites and simulators.
Cadence, Spectre, Eldo, HSPICE, FPGA, Verilog, VHDL, PDK
2w
Save
Mark Applied
Hide
IC Design Engineer
Berkeley, California, United States
$125k-$182k/yr OnsiteFull Time
2+ YOE2+ years IC design experience (Level 2) or equivalent advanced degree; strong analog/mixed-signal design skills; proficiency with Cadence and transistor-level simulators; ability to design, test, and integrate ASICs for scientific instruments.
Cadence, Spectre, Eldo, HSPICE, Verilog, VHDL, FPGA, PDK
3mo
Save
Mark Applied
Hide
Analog IC Design Engineer
Cupertino or Sunnyvale
OnsiteFull Time
Bachelor's degree in Electrical Engineering; experience in analog IC design preferred.
Verilog, Matlab, C, Oscilloscopes, Spectrum Analyzers, Signal Generators
1d
Save
Mark Applied
Hide
Analog IC Design Engineer
Princeton, New Jersey, United States
$82k-$108k/yr OnsiteFull Time
3+ YOERequires degree in electrical/computer/physics engineering, 3+ years analog IC design experience (or master's new grad), US citizenship/permanent residency, knowledge of analog circuits, and Cadence/Spectre tool experience.
Cadence Virtuoso Schematic Editor, Cadence Virtuoso Layout Editor, Spectre, APS SPICE, VerilogA/AMS
3w
Save
Mark Applied
Hide
Analog IC Design Engineer
Dallas or Dallas
OnsiteFull Time
1+ YOEBachelor's in EE/ECE or related, 1+ years analog or mixed-signal IC design; strong analog fundamentals; experience with Cadence Spectre or HSPICE; familiarity with CMOS/BiCMOS/BCD; scripting (PERL, Python, SKILL).
Cadence Spectre, HSPICE, PERL, Python, SKILL
2w
Save
Mark Applied
Hide
Staff IC Design Engineer, Analog (62054)
Lake Oswego, Oregon, United States
OnsiteFull Time
6+ YOE6+ years analog/mixed-signal IC design experience for low-power implantable or portable medical applications; bachelor\u0002s in electrical engineering or related; strong CMOS, transistor-level and layout skills; Cadence tool experience.
Virtuoso XL, Spectre, Xcelium/AMS, Maestro
4d
Save
Mark Applied
Hide
Senior Analog IC Design Engineer
Mounds View, Minnesota, United States
$108k-$162k/yr OnsiteFull Time
4+ YOEBS in electrical/electronic engineering, 4+ years analog/mixed-signal IC design experience (2+ with advanced degree), EMR not relevant; experience with Cadence tools, Spectre/ADE, LabView and Python preferred.
Cadence EDA, Cadence Layout, Spectre, ADE, LabView, Python
4d
Save
Mark Applied
Hide
Senior Analog IC Design Engineer
Mounds View, Minnesota, United States
$108k-$162k/yr OnsiteFull Time
4+ YOEBS in Electrical/Electronic Engineering plus 4+ years analog/mixed-signal IC design (or 2+ years with advanced degree). Proficiency with Cadence EDA, Spectre/ADE, mixed-signal verification, lab testing, Python and LabView.
Cadence EDA tools, Spectre, ADE, Cadence Layout tools, LabView, Python
3mo
Save
Mark Applied
Hide
Staff Engineer, Analog IC Design
Irvine, California, United States
$127k-$187k/yr OnsiteFull Time
3+ YOEHands-on analog/mixed-signal IC design experience; MS in Electrical Engineering with 3+ years or PhD; strong CAD tool knowledge.
Spectre, MATLAB, Spice, Verilog
1mo
Save
Mark Applied
Hide
Principal Power IC Design Engineer
Chandler, Arizona, United States
OnsiteFull Time
8+ YOEMSEE (10+ yrs) or PhD (8+ yrs) power IC design experience; transistor-level design of power management circuits; experience with BCD/HV-CMOS, control-loop design; proficiency with Cadence Virtuoso and Spectre/APS; leadership from concept to silicon.
Cadence Virtuoso, Spectre/APS
1mo
Save
Mark Applied
Hide
Head of IC Design
San Jose, California, United States
OnsiteFull Time
15+ YOE15+ years IC design experience with proven global leadership; deep expertise in high-voltage/power IC, mixed-signal integration, semiconductor processes (BCD, HV, GaN preferred); track record delivering silicon on schedule and improving design productivity.
1mo
Save
Mark Applied
Hide
PLL IC Design Engineer - TeraWave
San Diego or San Francisco or Renton or Seattle
$230k-$323k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOEB.S. in Electrical Engineering, 7+ years designing fractional-N PLLs/DLLs in advanced FinFET CMOS, proficiency with Spectre, AMS, MATLAB, SystemVerilog, PLL silicon characterization, and ability to work as a U.S. person.
Spectre, AMS, MATLAB, SystemVerilog
1mo
Save
Mark Applied
Hide
Junior IC Layout Design Engineer
Richardson, Texas, United States
HybridFull Time
1+ YOE1+ year IC layout and physical verification experience, U.S. person (ITAR) requirement, experience with Cadence Virtuoso/VXL and Assura (DRC/LVS/ERC), BS in Electrical Engineering, exposure to SKILL or Perl a plus.
Cadence Virtuoso, VXL, Assura, DRC, LVS, ERC, SKILL, Perl
2mo
Save
Mark Applied
Hide
IC Design Engineer III
Princeton, New Jersey, United States
$92k-$122k/yr OnsiteFull Time
5+ YOEBS EE with 5+ years analog/mixed-signal design; or MS EE with thesis and 2 years; US citizenship or PR; on-site in Princeton, NJ.
Analog circuit design, Op-amps, Comparators, Regulators, HDL Verilog/VHDL, Python, Perl, TCL
1d
Save
Mark Applied
Hide
Senior Staff Design Engineer, IC Layout
United States or Seattle
$159k-$238k/yr RemoteFull Time
12+ YOEBachelor's or Master's in computer/electrical engineering,12+ years IC layout experience, expertise in analog/RF/mixed-signal layout, tapeout flows, and mentoring; strong communication and project management.
Cadence Virtuoso, PVS, Siemens Calibre
2mo
Save
Mark Applied
Hide
Sr. IC Package Design Engineer (Silicon Engineering)
Austin or Irvine
OnsiteFull Time
5+ YOEBachelor's degree in electrical/computer engineering or physics; 5+ years IC package design experience; strong SI/PI, RF, and CAD tool proficiency.
Cadence APD+/SIP, SIWave, HFSS, ADS, Package design tools
2mo
Save
Mark Applied
Hide
Analog/RF IC Layout Design Engineer
Colorado Springs or Santa Clara
$120k-$200k/yr OnsiteFull Time
7+ YOEBS/MS in Electrical Engineering; 7+ years analog IC layout; 5+ years Cadence Virtuoso Layout XL; DRC/LVS/meter densities; BiCMOS 130 nm+; device matching knowledge; multi-design capability; SVN/Cliosoft/SOS experience; strong teamwork.
Cadence Virtuoso, DRC, LVS, Mentor Calibre, OCEAN, Scripting
1mo
Save
Mark Applied
Hide
Senior Technical Staff Engineer – IC Analog Design
Chandler, Arizona, United States
OnsiteFull Time
12+ YOESenior IC analog design engineer with 12+ years, DAC/ADC expertise, CMOS design, lab testing, Cadence tools, scripting.
Cadence Virtuoso, Cadence Spectre, MATLAB, Python, Tcl
Explore Jobs