HiringCafe
Join our community

35 rtl engineer jobs at 11 companies in Beaverton, OR

2mo
Save
Mark Applied
Hide
Principal PCIe CXL RTL Design Engineer
Aix-en-Provence or Sofia or Hillsboro or Bangalore
HybridFull Time
Rambus
RambusNASDAQ: RMBS: Develops high-performance memory interface chips and semiconductor IP.
5+ YOE5+ years RTL design experience; expertise in Verilog/System Verilog; Master’s degree or PhD in Electrical or Computer Engineering (or equivalent); knowledge of PCIe/CXL/AMBA; FPGA prototyping; strong English and collaboration skills.
System Verilog, Verilog, PCIe, CXL, AMBA, FPGAs
Job PostingView all
1mo
Save
Mark Applied
Hide
Sr. CPU RTL Front End Methodology Engineer
Austin or Phoenix or Hillsboro
$164k-$312k/yr OnsiteFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
6+ YOE5+ MgmtRequires 6+ years silicon CPU logic experience, 5+ years technical leadership; degree in CS/Electrical/Electronics engineering (or related) with substantial experience; experience with RTL methodologies, front-end and back-end flows, and use of AI tools.
AI tools
Job PostingView all
1mo
Save
Mark Applied
Hide
FE RTL Infrastructure - CAD Engineer
Beaverton, Oregon, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Working within the Silicon Technologies group to help design and manufacture next‑generation, high‑performance, power‑efficient processors and system-on-chip (SoC) solutions.
Job PostingView all
2mo
Save
Mark Applied
Hide
Senior Engineer, Digital Design Engineering
Beaverton, Oregon, United States
$122k-$174k/yr HybridFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
2+ YOEMaster’s degree in Electrical/Electronic/Computer Engineering or related field; 2 years of digital design/verification experience; proficiency with RTL, Verilog/SystemVerilog, and CAD tools; knowledge of verification methods and test benches.
Verilog, SystemVerilog, Cadence, Synopsys, RTL design, Test benches, ASIC design flow
Job PostingView all
6d
Save
Mark Applied
Hide
Senior Physical Design Engineer
Hillsboro or Redmond or Mountain View or Raleigh or Austin
$120k-$235k/yr HybridFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
5+ YOEExperience in SOC physical design, low-power methodology, RTL-to-GDS implementation, signoff (timing, physical verification, EMIR, formal equivalence), and collaboration across CAD, RTL, architecture, and power teams.
PrimePower
Job PostingView all
6d
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Vancouver, Washington, United States
$116k-$182k/yr OnsiteFull Time
HP
HPNYSE: HPQ: Manufactures personal computers, printers, and 3D printing hardware.
8+ YOEBS/MS in electrical engineering with 8+ years ASIC/SoC design experience; RTL-to-silicon expertise, Synopsys/Cadence tool experience, Verilog/SV and scripting languages, strong communication and problem-solving skills.
Synopsys, Cadence, Verilog, SV, Python, Perl, C, C++, subversion, git, GitHub, AI Copilot
Job PostingView all
4d
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Boulder or Beaverton or Louisville
HybridFull Time
Ralliant
RalliantNew York Stock Exchange: RAL: Sells precision instruments and sensors for diverse industrial sectors.
5+ YOEBS in Electrical Engineering, 5+ years ASIC physical design experience from RTL to GDS, proficiency with Cadence/Synopsys/Siemens EDA, static timing analysis, signoff checks, and scripting (Tcl, Python, Perl, shell).
Cadence, Synopsys, Siemens EDA, Tcl, Python, Perl, shell
Job PostingView all
4d
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Boulder or Beaverton
$149k-$277k/yr HybridFull Time
Ralliant Corporation
Ralliant CorporationNYSE: RAL: Global provider of precision instruments, sensors, and monitoring solutions.
5+ YOEBS in Electrical Engineering,5+ years ASIC/SoC physical design experience from RTL to GDS,static timing and signoff expertise,proficiency with Cadence/Synopsys/Siemens EDA and scripting (Tcl,Python,Perl,shell).
Cadence, Synopsys, Siemens EDA, Tcl, Python, Perl, shell
Job PostingView all
6d
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Vancouver, Washington, United States
$116k-$182k/yr OnsiteFull Time
HP
HPNYSE: HPQ: Produces personal computers, printers, and related digital imaging products.
8+ YOEBS/MS in electrical engineering,8+ years ASIC/SoC design experience,RTL-to-silicon expertise,experience with Synopsys and Cadence tools,proficiency in Verilog,SV,Python,Perl,C/C++,and code management (git,subversion).
Synopsys, Cadence, Verilog, SV, Python, Perl, C, C++, subversion, git, GitHub, AI Copilot
Job PostingView all
2w
Save
Mark Applied
Hide
MTS Logic Design
Hillsboro, Oregon, United States
$86k-$160k/yr HybridFull Time
Rambus
RambusNASDAQ: RMBS: Designs and licenses high-performance semiconductor memory interface technologies.
Bachelor's degree in engineering, knowledge of Verilog/System Verilog, RTL design and verification, strong communication skills.
Verilog, System Verilog, RTL
Job PostingView all
2w
Save
Mark Applied
Hide
CPU Design Methodology Engineer
Hillsboro or Austin or Santa Clara or United States
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
5+ YOEMasters in Computer/Electrical Engineering or equivalent experience,5+ years chip/SOC design experience,RTL (Verilog),UVM/System Verilog,design automation,Perl/Python skills,analytical and interpersonal skills.
Verilog, UVM, System Verilog, Perl, Python
Job PostingView all
3w
Save
Mark Applied
Hide
Senior FPGA Design Engineer (Nextest, Tualatin, OR)
Tualatin or San Jose
$170k-$273k/yr OnsiteFull Time
Teradyne
TeradyneNASDAQ: TER: Designs and manufactures automated test equipment and advanced robotics systems.
8+ YOEB.S. or M.S. in electrical engineering,8+ years relevant experience,RTL/Verilog,Intel/Xilinx tool flows,static timing analysis,FPGA transceivers,EM simulation lab validation,C/C++,Linux/Windows proficiency.
C, C++, Verilog HDL, Intel/Xilinx FPGA tool flows, UVM, Linux, Windows, oscilloscope, power supply, waveform generator, ATE
Job PostingView all
3w
Save
Mark Applied
Hide
Senior CPU Performance Architect
Austin or Portland or Mountain View or Poughkeepsie
$163k-$237k/yr OnsiteFull Time
Google
GoogleNASDAQ: GOOGL: Provides online search, advertising, cloud computing, and consumer electronics.
8+ YOE8+ years in microprocessor architecture and performance, Bachelor's in EE/CE/CS or equivalent, RN? (ignore) BLS? (ignore) Experience with performance modeling, EM/RTL correlation, and system software knowledge.
ARM, RISC-V, x86, RTL, Linux
Job PostingView all
1mo
Save
Mark Applied
Hide
Technical Director - Digital IC Design
San Jose or Hillsboro
$170k-$340k/yr OnsiteFull Time
Skyworks Solutions
Skyworks SolutionsNASDAQ: SWKS: Designs and manufactures analog and mixed-signal semiconductor solutions.
12+ YOEBachelor's in EE/CE required (Master's/PhD preferred), 12+ years in digital IC design with hardware DSP focus, proven ASIC/SoC delivery, team leadership, RTL (Verilog/SystemVerilog/SystemC), synthesis/timing/simulation, FPGA prototyping, low-power and physical design expertise.
Verilog, SystemVerilog, SystemC, JasperGold
Job PostingView all

Explore Jobs

Expand Your Job Search