1mo
Save
Mark Applied
Hide
Senior RTL Engineer, Interconnect Design
San Francisco, California, United States
$225k-$445k/yr HybridFull Time
Senior RTL engineer with deep Verilog/SystemVerilog expertise, SoC interconnect/NoC experience, protocol knowledge (AXI, APB, CXL, PCIe, Ethernet), RTL signoff flows, and track record from microarchitecture through tape-out.
Verilog, SystemVerilog, AXI, APB, CXL, PCIe, Ethernet, RDMA, RoCE, network-on-chip, NoC, FPGA, lint, CDC/RDC, synthesis, formal verification, static timing analysis, power analysis, design-for-test
2mo
Save
Mark Applied
Hide
Distinguished Engineer, ASIC (CONTRACT)
Burlington or New York or San Francisco
HybridContract, Temporary
8+ YOE8–12+ years in digital IC/ASIC/SoC design; strong RTL SystemVerilog; tapeout experience; cross-functional collaboration.
SystemVerilog, Verilog, RTL, ASIC, SoC, clock_domain, PPA tools
2mo
Save
Mark Applied
Hide
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)
Richardson or Folsom
$177k-$334k/yr OnsiteFull Time
15+ YOEBachelors or Masters in electrical/computer engineering; 15+ years in related field; SystemVerilog/Verilog; RTL-to-GDS flow; Cadence/Synopsys/Siemens; Python/TCL/Perl.
SystemVerilog, Verilog, RTL, EDA tools (Cadence, Synopsys, Siemens), Python, TCL, Perl
2mo
Save
Mark Applied
Hide
ASIC Design Engineer - Pixel IP DMA
Sunnyvale or San Francisco
OnsiteFull Time
10+ YOEBachelor's degree with 10 years experience in front-end ASIC RTL design; strong collaboration and communication skills; experience with DMA engines, memory controllers, interconnects, and AMBA protocols.
RTL, Synthesis, AMBA (AXI, AHB, APB)
2mo
Save
Mark Applied
Hide
Senior FPGA Engineer - Control Systems
Boulder or Austin or Berkeley
$140k-$175k/yr OnsiteFull Time
Atom Computing: Building scalable quantum computers using arrays of neutral atoms.
5+ YOESenior FPGA engineer with 5+ years in FPGA/digital design; BS in EE/Physics or related field; strong SystemVerilog, RTL, Xilinx Vivado, Zynq, C/C++, Python; Linux experience; willing to learn quantum concepts.
RTL, SystemVerilog, VHDL, Vivado, Xilinx Zynq, Git, Yocto, C, C++, Python, Linux, Prototyping
1mo
Save
Mark Applied
Hide
IP Logic Design Engineer
Rancho Cordova, California, United States
$105k-$165k/yr OnsiteFull Time
7+ YOEMS in ECE with 7+ years or BS with 9+ years; expertise in Verilog/SystemVerilog and ASIC flow (RTL, synthesis, STA, ECO); experience with lint, CDC/RDC analysis, verification tools, scripting, and pre/post-silicon debug; 3D NAND experience preferred.
SystemVerilog, Verilog, RTL, synthesis, Static Timing Analysis (STA), ECO, lint tools, CDC/RDC analysis, SystemVerilog Assertions (SVAs), Gate-level simulation (GLS), Design for Testability (DFT)
2mo
Save
Mark Applied
Hide
Staff Electrical Engineer – FPGA / MPSoC Systems & Digital Signal Processing
San Leandro, California, United States
$160k-$240k/yr OnsiteFull Time
5+ YOE5+ years in FPGA/MPSoC design, DSP for real-time systems, MATLAB/Python, HDL/RTL, and hardware-software integration.
HDL/RTL, MATLAB, Python, FPGA, MPSoC, Digital Signal Processing, Schematic reading, Oscilloscopes, Logic Analyzers
2w
Save
Mark Applied
Hide
Director, Product Engineering Practice Specialist (Semiconductor)
San Francisco or Austin
$200k-$280k/yr OnsiteFull Time
15+ YOE15+ years in semiconductor/product engineering with deep expertise in silicon, SoC, RTL, verification, validation, embedded software, solutioning, and client advisory for large-scale engineering transformations.
Synopsys, Cadence, Siemens, UVM, SystemVerilog, Linux, C++, RISC-V
3w
Save
Mark Applied
Hide
Hardware Engineer - FPGA
Milpitas or San Francisco
$152k-$222k/yr OnsiteFull Time
7+ YOEExperienced FPGA/ASIC engineer with RTL (Verilog/SystemVerilog) skills, FPGA tool experience, 7+ years (BS) or 4+ years (MS), verification experience (UVM/VMM) preferred.
Verilog, SystemVerilog, UVM, VMM
2w
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
1mo
Save
Mark Applied
Hide
FPGA Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Verilog, SystemVerilog, AXI4, AXI4-Lite, AXI4-Stream, Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP, UDP, IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins
2d
Save
Mark Applied
Hide
Hardware Engineer
Colorado Springs or Irvine or Longmont or Fremont or Rochester or San Jose
$91k-$113k/yr OnsiteFull Time
Early-career candidates pursuing or recently completing an engineering degree; familiarity with hardware, firmware, ASIC/SoC, or systems; programming and design experience through coursework or projects; strong analytical and communication skills.
Verilog/SystemVerilog, RTL, FPGA, C, C++, Assembly, Python, Java, Go, SQL, JavaScript, Git, Linux, IDE, CAD, Microsoft Office, RTOS
1mo
Save
Mark Applied
Hide
Member of Technical Staff - Low Level & Kernels Capabilities
San Francisco or Toronto or Seattle
$200k-$350k/yr OnsiteFull Time
Experienced low-level systems engineer fluent in C/C++/CUDA and Python, kernel and kernel-optimization experience, hardware-aware coding, familiarity with LLMs, and ability to design robust, ungameable RL environments.
C, C++, CUDA, Python, assembly, cuBLAS, FFTW, OpenSSL, FPGA, RISC-V, SIMD, AVX, TPU, RTL, HDL, HLS, MLIR, LLVM, Mojo, Triton, gem5, Lean, Coq, SMT
2mo
Save
Mark Applied
Hide
Senior Product Manager, Hardware (NPU IP)
Burlingame, California, United States
$200k-$250k/yr OnsiteFull Time
5+ YOE5–8 years PM experience on hardware/silicon; architecture fluency; customer-facing track record; IP-licensing experience; agentic AI tool use; degree in EE/CE/CS; Bay Area resident or relocation-ready.
Amba AXI4/ACE-Lite, CoreSight, FMEDA, ASIS-L, NPU/AI accelerator architecture, RTL, C++, dataflow, quantization, amabas
1mo
Save
Mark Applied
Hide
Senior Engineer Space Electronics
Pleasanton, California, United States
$142k-$186k/yr OnsiteFull Time
3+ YOEBachelor's in EE (or related) with 6+ yrs or Master's with 3+ yrs; 3+ yrs space/LEO electronics design; experience with power, analog, mixed‑signal, radiation testing/mitigation; LTSpice proficiency; high‑speed PCB design and lab test equipment experience; must be U.S. Person.
LTSpice, FPGA, MCU, RTL, AS9100, Oscilloscope, VNA, Spectrum Analyzer, Power Supply, Function Generator, DVM
Explore Jobs
Expand Your Job Search
Top Cities Near Fairfield for Rtl
- Rtl jobs in San Francisco, CA
- Rtl jobs in Sacramento, CA
- Rtl jobs in Oakland, CA
- Rtl jobs in Stockton, CA
- Rtl jobs in Fremont, CA
- Rtl jobs in Santa Rosa, CA
- Rtl jobs in Elk Grove, CA
- Rtl jobs in Hayward, CA
- Rtl jobs in Concord, CA
- Rtl jobs in Vallejo, CA
- Rtl jobs in Berkeley, CA
- Rtl jobs in Antioch, CA
- Rtl jobs in Richmond, CA
- Rtl jobs in Daly City, CA
- Rtl jobs in San Mateo, CA
- Rtl jobs in Vacaville, CA
- Rtl jobs in San Leandro, CA
- Rtl jobs in Livermore, CA
- Rtl jobs in Tracy, CA
- Rtl jobs in Napa, CA